



**AiP650E**  
**2-line Serial Interface/Common Cathode**  
**8Seg 4Grid LED Controller/Driver**  
**with 7\*4 Keyboard Scan Ports and**  
**Partial Combined Key Function**

**Product Specification**

**Specification Revision History:**

<b>Version</b>	<b>Date</b>	<b>Description</b>
2015-01-A1	2015-01	New
2024-01-B1	2024-01	Update the template



# Contents

<b>1、 General Description.....</b>	<b>3</b>
<b>2、 Block Diagram And Pin Description .....</b>	<b>5</b>
2.1、 Pin Configurations.....	5
2.2、 Pin Description.....	5
<b>3、 Electrical Parameter .....</b>	<b>6</b>
3.1、 Absolute Maximum Ratings.....	6
3.2、 Electrical Characteristics .....	6
<b>4、 Function Description .....</b>	<b>7</b>
4.1、 Display Mode And RAM Address .....	7
4.2、 Control Instruction .....	7
4.2.1、 System Instruction .....	8
4.2.2、 Display Instruction .....	8
4.3、 Key Scan Matrix And Key Scan Data Register.....	8
4.4、 Communication Port Instruction .....	10
<b>5、 Typical Application Circuit And Application Note.....</b>	<b>11</b>
<b>6、 Package Information .....</b>	<b>12</b>
6.1、 DIP16 .....	12
6.2、 SOP16 .....	13
6.3、 SSOP16(0.635mm) .....	14
<b>7、 Statements And Notes .....</b>	<b>15</b>
7.1、 The name and content of Hazardous substances or Elements in the product.....	15
7.2、 Notes .....	15



## 1、General Description

AiP650E is a LED driver with interface of keyboard scanning circuit. It integrates on-chip circuits of MCU input/output controller interface, data latch, LED driver, keyboard scanning, brightness modulation etc. Stable performance, reliable quality, and strong capacity of resisting disturbance are advantages of this chip, which guarantees it to be applied in a 24-hours continuous working occasion.

### Features:

- Display mode: 8 SEG×4 DIG
- The output current of one Seg is no less than 25mA, and the output current of one Dig is no less than 150mA.
- 8-stage brightness modulation
- Keyboard scanning: 7×4bit with 4 groups of key combinations
- High-speed serial interface of two-line
- Built-in RC oscillator
- Built-in power-on reset circuit
- Supply voltage: 3V~5.5V
- It is suggested to add a capacitor whose value is 100nF while using the ICs, and the capacitor need to be connect to the VDD port of AiP650E as near as possible (suggested less than 2cm)
- Package: DIP16/SOP16/SSOP16(0.635mm)

**Ordering Information:****Tube packing specifications:**

Part number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Notes
AiP650EP DA16.TB	DIP16	AiP650EP	25 PCS/tube	40 tube/box	1000 PCS/box	Dimensions of plastic enclosure: 19.0mm×6.4mm Pin spacing: 2.54mm
AiP650EO SA16.TB	SOP16	AiP650EO	50 PCS/tube	200 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
AiP650 VB16.TB	SSOP16	AiP650	100 PCS/tube	100 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 4.9mm×3.9mm Pin spacing: 0.635mm

**Reel packing specifications:**

Part number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Notes
AiP650EO SA16.TR	SOP16	AiP650EO	4000 PCS/reel	8000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
AiP650 VB16.TR	SSOP16	AiP650	4000 PCS/reel	8000 PCS/box	Dimensions of plastic enclosure: 4.9mm×3.9mm Pin spacing: 0.635mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.



## 2、Block Diagram And Pin Description

### 2.1、Pin Configurations

1	DIG1	DP/KP	16
2	CLK	G/KI7	15
3	DIO	F/KI6	14
4	GND	E/KI5	13
5	DIG2	D/KI4	12
6	DIG3	C/KI3	11
7	DIG4	VDD	10
8	A/KI1	B/KI2	9

### 2.2、Pin Description

Pin No.	Pin Name	Description	Function
1	DIG1	Grid /Key Scan output Pin	LED Grid Output Pin, also acts as the key scan output pin.
2	CLK	Clock input Pin	The clock input pin, built-in pull-up resistors.
3	DIO	Data input/output Pin	The data input/output pin.(N-Channel, Open-Drain)
4	GND	Ground Pin	Ground Pin
5	DIG2	Grid /Key Scan output Pin	LED Grid Output Pin, also acts as the key scan output pin.
6	DIG3	Grid /Key Scan output Pin	LED Grid Output Pin, also acts as the key scan output pin.
7	DIG4	Grid /Key Scan output Pin	LED Grid Output Pin, also acts as the key scan output pin.
8	A/KI1	Segment output Pin/ Key Scan input Pin	LED Segment Output Pin, also acts as the key scan input, built-in pull-down resistors.
9	B/KI2	Segment output Pin/ Key Scan input Pin	LED Segment Output Pin, also acts as the key scan input, built-in pull-down resistors.
10	VDD	Power Supply	Add a 104 capacitance between VDD and GND, as close as possible to power supply pin.
11	C/KI3	Segment output Pin/ Key Scan input Pin	LED Segment Output Pin, also acts as the key scan input, built-in pull-down resistors.
12	D/KI4	Segment output Pin/ Key Scan input Pin	LED Segment Output Pin, also acts as the key scan input, built-in pull-down resistors.
13	E/KI5	Segment output Pin/ Key Scan input Pin	LED Segment Output Pin, also acts as the key scan input, built-in pull-down resistors.
14	F/KI6	Segment output Pin/Key Scan input Pin	LED Segment Output Pin, also acts as the key scan input, built-in pull-down resistors.
15	G/KI7	Segment output Pin/Key Scan input Pin	LED Segment Output Pin, also acts as the key scan input, built-in pull-down resistors.



16	DP/KP	Segment output	LED Segment output pin
----	-------	----------------	------------------------

### 3、Electrical Parameter

#### 3.1、Absolute Maximum Ratings

( $T_{amb}=25^{\circ}\text{C}$ , All voltage referenced to  $V_{ss}$ , unless otherwise specified.)

Characteristic	Symbol	Conditions	Value	Unit	
Power Supply Voltage	VDD	-	-0.5~+6.5	V	
Input voltage	VIN	-	-0.5~VDD+0.5	V	
Segment drive output current	$I_{O1}$	-	0~30	mA	
Grid drive output current	$I_{O2}$	-	0~150	mA	
Sum driving current of all pins	$I_O$	-	0~150	mA	
Ambient Temperature	$T_{amb}$	-	-40~+85	$^{\circ}\text{C}$	
Storage Temperature	$T_{stg}$	-	-55~+125	$^{\circ}\text{C}$	
Soldering Temperature	$T_L$	10s	DIP	245	$^{\circ}\text{C}$
			SOP/SSOP	260	$^{\circ}\text{C}$

#### 3.2、Electrical Characteristics

( $T_{amb}=25^{\circ}\text{C}$ , VDD=5V, unless otherwise specified.)

Parameter	Symbol	Min.	Typ.	Max.	Unit
<b>DC Characteristics</b>					
Power Supply Voltage	VDD	3	5	5.5	V
Power Supply Current	$I_C$	0.2	80	230	mA
Quiescent Current	$I_{Cs}$	-	0.3	0.6	mA
Sleep Current	$I_{Cslp}$	-	0.05	0.1	mA
CLK and DIO Low-level input voltage	$V_{IL}$	-0.5	-	0.2VDD	V
CLK and DIO High-level input voltage	$V_{IH}$	0.7VDD	-	VDD+0.5	V
KI Low-level input voltage	$V_{ILki}$	-0.5	-	0.5	V
KI High-level input voltage	$V_{IHki}$	1.8	-	VDD+0.5	V
DIG Low-level output voltage (-200mA)	$V_{OLdig}$	-	-	1.2	V
DIG Low-level output voltage (-100mA)	$V_{OLdig}$	-	-	0.8	V
DIG Low-level output voltage (50mA)	$V_{OHdig}$	4.5	-	-	V
KI Low-level output voltage (-20mA)	$V_{OLki}$	-	-	0.5	V
KI Low-level output voltage (20mA)	$V_{OHki}$	4.5	-	-	V
All other pins Low-level output voltage (-4mA)	$V_{OL}$	-	-	0.5	V
All other pins High-level output voltage (4mA)	$V_{OH}$	4.5	-	-	V
KI input pull-down current	$I_{DN1}$	-30	-50	-90	$\mu\text{A}$
CLK input pull-up current	$I_{UP1}$	-	550	-	$\mu\text{A}$



DIO input pull-up current	$I_{UP2}$	-	550	-	$\mu A$
KP input pull-up current	$I_{UP3}$	500	2000	5000	$\mu A$
The voltage of power on reset	$V_R$	2.3	2.6	2.9	V
<b>AC Characteristics</b>					
<b>• Internal timing parameters</b>					
Power on reset time	$T_{PR}$	10	25	60	ms
Display scan cycle	$T_P$	4	8	20	ms
Key scan interval	$T_{KS}$	20	40	80	ms
<b>• Interface timing parameters</b>					
DIO falling edge of the start signal setup time	$T_{SSTA}$	100	-	-	ns
DIO falling edge of the start signal hold time	$T_{HSTA}$	100	-	-	ns
DIO rising edge of the stop signal setup time	$T_{SSTO}$	100	-	-	ns
DIO rising edge of the stop signal hold time	$T_{HSTO}$	100	-	-	ns
CLK low level width	$T_{CLOW}$	100	-	-	ns
CLK high level width	$T_{CHIG}$	100	-	-	ns
Setup time between DIO input and CLK	$T_{SDA}$	30	-	-	ns
hold time between DIO input and CLK	$T_{HDA}$	10	-	-	ns
Delay time between DIO output valid and CLK failing edge	$T_{AA}$	2	-	30	ns
Delay time between DIO output invalid and CLK failing edge	$T_{DH}$	2	-	40	ns
Data transmission rate	Rate	0	-	4M	bps

## 4、Function Description

### 4.1、Display Mode And RAM Address

When the LED display data is written,the operation is performed in the order of the display address from the high to the low and the data byte from the high to the low.The address assignment is as follows:

A	B	C	D	E	F	G	DP
B0	B1	B2	B3	B4	B5	B6	B7
68H							<b>DIG1</b>
6AH							<b>DIG2</b>
6CH							<b>DIG3</b>
6EH							<b>DIG4</b>

Note: When power up, transfer data to RAM first, and then setup display on.

### 4.2、Control Instruction

The system instruction must be input before sending display instructions,that is,input byte 1 is the system instruction,and input byte 2 is the display instruction.



## 4.2.1、System Instruction


Instruction	Instruction code								Instruction description
	B7	B6	B5	B4	B3	B2	B1	B0	
System Instruction	0	1	0	0	1	0	0	0	Set system parameters

## 4.2.2、Display Instruction

Instruction	Instruction code								Instruction description
	B7	B6	B5	B4	B3	B2	B1	B0	
Display mode	X	X	X	X	X	X	X	<b>D</b>	D=1, display on D=0, display off
Sleep mode	X	X	X	X	X	<b>W</b>	X	X	W=0, sleep mode disable W=1, sleep mode enable
SEG control	X	X	X	X	<b>S</b>	X	X	X	S=1, seven segment S=0, eight segment
Brightness setting	X	<b>BR[2:0]</b>			X	X	X	X	BR[2:0]= 000: 8 levels of brightness 001: 1 levels of brightness 010: 2 levels of brightness 011: 3 levels of brightness 100: 4 levels of brightness 101: 5 levels of brightness 110: 6 levels of brightness 111: 7 levels of brightness

## 4.3、Key Scan Matrix And Key Scan Data Register

### Key Scan Matrix








## Key Scan Data

The data format of the key values in this circuit includes a command with 9bit clock period and data with 9bit clock period. The ninth bit of the command is ACK=0 and the ninth bit of data is ACK=1. The diagram is as the image below.



command: Get\_key command

key\_data: Get\_key data (1 byte)

Instruction	Instruction code								Instruction description
	B7	B6	B5	B4	B3	B2	B1	B0	
Get key	0	1	0	0	1	X	X	1	Read the key data


Different key values read can be achieved via logic coding. The according table is shown below:

	DIG1	DIG2	DIG3	DIG4
<b>NO KEY</b>	00_101_110:2E			
<b>KI1</b>	01_000_100	01_000_101	01_000_110	01_000_111
<b>KI2</b>	01_001_100	01_001_101	01_001_110	01_001_111
<b>KI3</b>	01_010_100	01_010_101	01_010_110	01_010_111
<b>KI4</b>	01_011_100	01_011_101	01_011_110	01_011_111
<b>KI5</b>	01_100_100	01_100_101	01_100_110	01_100_111
<b>KI6</b>	01_101_100	01_101_101	01_101_110	01_101_111
<b>KI7</b>	01_110_100	01_110_101	01_110_110	01_110_111
<b>KI1+KI2</b>	01_111_100	01_111_101	01_111_110	01_111_111



The key press can only be identified only when it lasts two key scan periods at least.

AiP650E supports key combination of KI1 and KI2 with the same DIGX pin. Key combination has the highest priority. In addition, key with smaller code has the high priority if multiple keys are pressed at the same time. For instance, two keys both connecting DIG3\KI1 and DIG3\KI2 can be a key combination. In key combination application, the block processing between KI1 and KI2 with key combination function is as follows:



#### 4.4. Communication Port Instruction


This circuit applies a communication like I<sup>2</sup>C. Data of MPU communicate via interfaces of two-line bus with this circuit. While inputting data, the circuit latches data in the rising edge of CLK. As a result, signals on DIO must stay unchanged when CLK is high level, in addition, signals on DIO can be changed only when the clock signal of CLK is low and DIO can't change in the trailing edge of CLK. The start condition of inputting data is CLK keep its high level and DIO changing from high to low, and the end condition is CLK to be of its high level and DIO changing from low to high.

The data transmission of this circuit has answer-back signal ACK. Inside the ninth clock signal on CLK, it will generate an ACK with a logic 0 on DIO in the processing of data transmission. No matter it is command writing, data reading or writing, ACK signal outputs on the ninth CLK signal.

The mode of instruction transmission is 16bit. The procedure of instruction transmission is shown as follows. While transmitting data and command, MSB is transmitted first and the LSB is transmitted last. The circuit latch data in the rising edge of CLK and DIO cannot change when CLK is keep high level, also, it cannot vary in the trailing edge of CLK, but it can be changed when CLK is low level.



## 5、Typical Application Circuit And Application Note




### Note:

1. The circuit between filter capacitor and VDD, GND is as short as possible to enhance the filter effect.
2. In order to improve the anti-interference ability of the circuit, the communication port is recommended to be connected according to the above figure. The specific parameter values can be adjusted according to actual needs.
3. In order to prevent the influence of keys on the display effect, the resistor of 2KΩ(R5/R6/R7/R8) should be connected in series between DIG1~DIG4 in the key matrix.



## 6、Package Information




### 6.1、DIP16



Symbol	Dimensions (mm)	
	Min.	Max.
A2	3.20	3.60
A1	0.51	-
A	3.60	5.33
L	3.00	3.60
b	0.36	0.56
B1	1.52	
D	18.80	19.94
E1	6.20	6.60
e	2.54	
c	0.20	0.36
eB	7.62	9.30






## 6.2、SOP16



Symbol	Dimensions (mm)	
	Min.	Max.
A	1.35	1.80
A1	0.10	0.25
A2	1.25	1.55
b	0.33	0.51
c	0.19	0.25
D	9.50	10.10
E	5.80	6.30
E1	3.70	4.10
e	1.27	
L	0.35	0.89
$\theta$	0°	8°



## 6.3、SSOP16(0.635mm)



Symbol	Dimensions (mm)	
	Min.	Max.
A	-	1.75
A1	0.02	0.23
A2	1.30	1.50
b	0.23	0.31
c	0.20	0.24
D	4.70	5.10
E	5.80	6.25
E1	3.80	4.02
e	0.635	
L	0.45	0.80
L1	1.05	
$\theta$	0°	8°



## 7、 Statements And Notes

### 7.1、 The name and content of Hazardous substances or Elements in the product

Part name	Hazardous substances or Elements									
	Lead and lead compounds	Mercury and mercury compounds	Cadmium and cadmium compounds	Hexavalent chromium compounds	Polybrominated biphenyls	Polybrominated biphenyl ethers	Dibutyl phthalate	Butylbenzyl phthalate	Di-2-ethylhexyl phthalate	Diisobutyl phthalate
Lead frame	○	○	○	○	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○	○	○	○	○
Chip	○	○	○	○	○	○	○	○	○	○
The lead	○	○	○	○	○	○	○	○	○	○
Plastic sheet installed	○	○	○	○	○	○	○	○	○	○
explanation	○: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard. ×: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.									

### 7.2、 Notes

We Recommend you to read this chapter carefully before using this product.

The information in this chapter is provided for reference only and i-Core disclaims any express or implied warranties, including but not limited to applicability, special application or non-infringement of third party rights.

This product is not suitable for critical equipment such as life-saving, life-sustaining or safety equipment. It is also not suitable for applications that may result in personal injury, death, or serious property or environmental damage due to product malfunction or failure. I-Core will not be liable for any damages incurred by the customers at their own risk for such applications.

The customer is responsible for conducting all necessary tests i-Core's application to avoid failure in the application or the application of the customer's third party users. I-Core does not accept any liability.

The Company reserves the right to change or improve the information published in this chapter at any time. The information in this chapter are subject to change without notice. We recommend the customer to consult our sales staff before purchasing.

Please obtain related materials form i-Core's regular channels and we are not responsible for its content if it is provided by sources other than our company.

In case of any conflict between the Chinese and English version, the version is subject to the Chinese one.