```
Page 1
```

SYNTHEZIABLE CPU01 CORE 11 11 11 www.OpenCores.Org - December 2002 This core adheres to the GNU public license 11 11 File name : cpu01.vhd // Purpose : Implements a 6801 compatible CPU core Dependencies : ieee.Std_Logic_1164 ieee.std_logic_unsigned 11 Author : John E. Kent //_____ Revision History: 11 11 Revision Date: Author 22 Sep 2002 0.1 11 John Kent 11 11 30 Oct 2002 0.2 John Kent // made NMI edge triggered 11 // 30 Oct 2002 0.3 John Kent // more corrections to NMI // added wai_wait_state to prevent stack overflow on wai. 11 11 1 Nov 2002 0.4 John Kent $\ensuremath{\prime\prime}\xspace$ wAI states and integrated WAI with the interrupt service routine // replace Data out (do) and Data in (di) register with a single Memory Data (md) reg. // Added Multiply instruction states.
// run ALU and CC out of CPU module for timing measurements. 11 // 3 Nov 2002 0.5 John Kent // Memory Data Register was not loaded on Store instructions // SEV and CLV were not defined in the ALU // Overflow Flag on NEG was incorrect 11 // 16th Feb 2003 0.6 John Kent // Rearranged the execution cycle for dual operand instructions // so that occurs during the following fetch cycle. // This allows the reduction of one clock cycle from dual operand // instruction. Note that this also necessitated re-arranging the // program counter so that it is no longer incremented in the ALU. // The effective address has also been re-arranged to include a
// separate added. The STD (store accd) now sets the condition codes. 11 // 28th Jun 2003 0.7 John Kent // Added Hold and Halt signals. Hold is used to steal cycles from the // CPU or add wait states. Halt puts the CPU in the inactive state $\prime\prime$ and is only honoured in the fetch cycle. Both signals are active high. 11 // 24 Aug 2003 1.0 John Kent
// Converted 6800 core to 6801 by removing alu_cpx // Also added 4 extra interrupt inputs 1 // 16 January 2004 1.1 John Kent (by Michael Hasenfratz) // Failure to clear carry bit during CLR instructions // Corrected CLR instructions to set alu_ctrl to alu_clr instead of alu_ld8. 11 module cpu01(clk, rst, rw, vma, address, data_in, data_out, hold, halt, irq, nmi, irq_icf, irg ocf, irq_tof, ira sci, test_alu, test cc); input clk; input rst; output rw; output vma; output[15:0] address; input[7:0] data_in; output[7:0] data_out;

input input output	<pre>hold; halt; irq; nmi; irq_icf; irq_ocf; irq_tof; irq_sci; :[15:0] test_alu; :[7:0] test_cc;</pre>	
wire wire wire wire wire wire wire wire	<pre>clk; rst; rw; vma; [15:0] address; [7:0] data_in; [7:0] data_out; hold; halt; irq; nmi; irq_icf; irq_ocf; irq_ocf; irq_sci; [15:0] test_alu; [7:0] test_cc;</pre>	
paramo pa	<pre>ter SBIT = 7; ter HBIT = 6; ter HBIT = 5; ter IBIT = 4; ter NBIT = 3; ter ZBIT = 2; ter VBIT = 1; ter CBIT = 0; ter CBIT =</pre>	

 $pshb_state = 52$, pulx_lo_state = 53,
pulx_hi_state = 54, $pshx_lo_state = 55$, pshx_hi_state = 56, vect_lo_state = 57, vect_hi_state = 58; parameter [2:0] idle_ad = 0, fetch_ad = 1, read_ad = 2, write_ad = 3, $push_ad = 4$, $pull_ad = 5,$ int_hi_ad = 6, int_lo_ad = 7; parameter [3:0] $md_lo_dout = 0$, md_hi_dout = 1, acca_dout = 2, $accb_dout = 3$, $ix_lo_dout = 4$, $ix_hi_dout = 5$, $cc_dout = 6$, pc_lo_dout = 0; pc_hi_dout = 7; pc_hi_dout = 8; parameter [1:0] reset_op = 0, fetch_op = 1, $latch_op = 2;$ parameter [2:0] reset_acca = 0, load_acca = 1, $load_hi_acca = 2,$ $pull_acca = 3,$ latch_acca = 4; parameter [1:0] reset_accb = 0, $load_accb = 1,$ $pull_accb = 2,$ $latch_accb = 3;$ parameter [1:0] $reset_cc = 0,$ $load_{cc} = 1,$ pull_cc = 2, latch_cc = 3; parameter [2:0] $reset_ix = 0$, load_ix = 1, pull_lo_ix = 2, pull_hi_ix = 3, latch_ix = 4; parameter [1:0] reset_sp = 0, latch_sp = 1, load_sp = 2; parameter [2:0] reset_pc = 0, $latch_pc = 1$, load_ea_pc = 2, add_ea_pc = 3, $pull_lo_pc = 4$, $pull_hi_pc = 5$, $inc_pc = 6;$ parameter [2:0] reset_md = 0, $latch_md = 1$, $load_md = 2$, fetch_first_md = 3,
fetch_next_md = 4,
shiftl_md = 5; parameter [2:0] reset_ea = 0, $latch_ea = 1,$ $add_ix_ea = 2$, $load_accb_ea = 3$, $inc_ea = 4$, $fetch_first_ea = 5,$ fetch_next_ea = 6; parameter [3:0] $reset_iv = 0$, $latch_iv = 1$, swi_iv = 2,
nmi_iv = 3, $irq_iv = 4$, $icf_iv = 5$, $ocf_iv = 6$, $tof_iv = 7$, sci_iv = 8;
parameter [1:0]

 $reset_nmi = 0$,

set_nmi = 1,
<pre>latch_nmi = 2;</pre>
<pre>parameter [2:0] acca_left = 0,</pre>
<pre>accb_left = 1, accd_left = 2, md_left = 3, ix_left = 4,</pre>
md left = 3
ix left = 4
$sp_left = 5;$
parameter [1:0]
$md_right = 0$,
<pre>md_right = 0, zero_right = 1,</pre>
<pre>plus_one_right = 2, accb_right = 3;</pre>
accb_right = 3;
parameter [5:0]
$alu_add8 = 0,$
$alu_sub8 = 1,$
alu_add16 = 2, alu_sub16 = 3, alu_adc = 4,
$alu_suble = 3,$
$a_{1}u_{a}u_{c} = 4,$
$alu_sbc = 5,$ $alu_and = 6,$
alu ora = 7 .
alu eor = 8 ,
alu tst = 9 ,
$alu_inc = 10,$
$alu_dec = 11,$
$alu_clr = 12,$
$alu_neg = 13,$
$alu_com = 14,$
$alu_{inx} = 15,$
alu_and = 6, alu_ora = 7, alu_eor = 8, alu_tst = 9, alu_inc = 10, alu_dec = 11, alu_clr = 12, alu_neg = 13, alu_com = 14, alu_inx = 15, alu_lsr16 = 17.
alu_lsr16 = 17, alu_ls116 = 18,
$alu_{1sll6} = 18,$
$alu_ror8 = 19,$
$alu_rol8 = 20,$ $alu_asr8 = 21$
$alu_asl8 = 22$
alu_asr8 = 21, alu_asl8 = 22, alu_lsr8 = 23,
alu sei = 24.
$alu_cli = 25,$
a_{11} s_{α} c_{α} $= 26$
$alu_clc = 27,$
$alu_sev = 28,$
$alu_clv = 29$,
$alu_clv = 29,$ $alu_tpa = 30,$
alu tpa = 30,
alu_clv = 29, alu_tpa = 30, alu_tap = 31, alu_1d8 = 32,
alu_tap = 31, alu_ld8 = 32, alu_st8 = 33,
alu_tap = 31, alu_ld8 = 32, alu_st8 = 33,
alu_tap = 31, alu_1d8 = 32, alu_st8 = 33, alu_1d16 = 34, alu_st16 = 35,
alu_tap = 31, alu_1d8 = 32, alu_st8 = 33, alu_1d16 = 34, alu_st16 = 35,
<pre>alu_tap = 31, alu_1d8 = 32, alu_st8 = 33, alu_1d16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37;</pre>
<pre>alu_tag = 31, alu_1d8 = 32, alu_st8 = 33, alu_1d16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tal6 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_td16 = 34, alu_st16 = 35, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_td16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc_out;</pre>
<pre>alu_tag = 31, alu_ld8 = 32, alu_st8 = 33, alu_ld16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] acc; reg [7:0] cc; reg [7:0] cc; reg [7:0] ccout; reg [15:0] xreg;</pre>
<pre>alu_tap = 31, alu_ld8 = 32, alu_st8 = 33, alu_ld16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] xreg; reg [15:0] sp;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_ld16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] cc_out; reg [15:0] sp; reg [15:0] ea;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tag = 34, alu_st16 = 34, alu_nop = 36, alu_nop = 36, alu_nop = 36, alu_dag = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] xreg; reg [15:0] sp; reg [15:0] pc;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tag = 34, alu_st16 = 34, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] cc; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] md;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tag = 34, alu_st16 = 34, alu_daa = 37; reg [7:0] op_code; reg [7:0] accb; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] md; reg [15:0] left;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_ld16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] xreg; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] md; reg [15:0] left; reg [15:0] right;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_ld16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] xreg; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] md; reg [15:0] nd; reg [15:0] right; reg [15:0] out_alu;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tag = 34, alu_st16 = 34, alu_daa = 37, reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] accb; reg [7:0] cc; reg [15:0] xreg; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] nd; reg [15:0] nd; reg [15:0] right; reg [15:0] out_alu; reg [2:0] iv;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_dt6 = 34, alu_st16 = 35, alu_daa = 37; reg [7:0] op_code; reg [7:0] accb; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] left; reg [15:0] left; reg [15:0] out_alu; reg [15:0] iv; reg nmi_req; reg nmi_ack;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_dt6 = 34, alu_st16 = 35, alu_daa = 37; reg [7:0] op_code; reg [7:0] accb; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] left; reg [15:0] left; reg [15:0] out_alu; reg [15:0] iv; reg nmi_req; reg nmi_ack;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_taf6 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] xreg; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] left; reg [15:0] left; reg [15:0] out_alu; reg [15:0] out_alu; reg nmi_req; reg nmi_ack; reg [5:0] next_state;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_ld16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [15:0] cc; reg [15:0] cc; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] right; reg [15:0] left; reg [15:0] left; reg [15:0] right; reg [15:0] out_alu; reg [15:0] iv; reg nmi_req; reg [5:0] state; reg [5:0] next_state; reg [2:0] pc_ctrl;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tag = 34, alu_st16 = 34, alu_st16 = 35, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] left; reg [15:0] out_alu; reg [15:0] out_alu; reg [15:0] state; reg [5:0] state; reg [5:0] next_state; reg [2:0] ea_ctrl; reg [2:0] ea_ctrl;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tag = 34, alu_st16 = 34, alu_st16 = 35, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] xreg; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] nd; reg [15:0] out_alu; reg [15:0] out_alu; reg [15:0] out_alu; reg [5:0] state; reg [5:0] next_state; reg [5:0] next_state; reg [2:0] op_ctrl; reg [1:0] op_ctrl;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tag = 33, alu_st16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] accb; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] sc; reg [15:0] sreg; reg [15:0] op; reg [15:0] pc; reg [15:0] nd; reg [15:0] left; reg [15:0] out_alu; reg [15:0] out_alu; reg [5:0] state; reg [5:0] state; reg [5:0] next_state; reg [2:0] pc_ctrl; reg [1:0] op_ctrl; reg [2:0] md_ctrl;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tag = 33, alu_st16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] accb; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] sc; reg [15:0] sreg; reg [15:0] op; reg [15:0] pc; reg [15:0] nd; reg [15:0] left; reg [15:0] out_alu; reg [15:0] out_alu; reg [5:0] state; reg [5:0] state; reg [5:0] next_state; reg [2:0] pc_ctrl; reg [1:0] op_ctrl; reg [2:0] md_ctrl;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_ld16 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [15:0] cc; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] nd; reg [15:0] left; reg [15:0] left; reg [15:0] out_alu; reg [15:0] iv; reg nmi_req; reg [5:0] state; reg [5:0] next_state; reg [5:0] next_state; reg [2:0] op_ctr1; reg [2:0] md_ctr1; reg [2:0] acca_ctr1; reg [2:0] accb_ctr1;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tat8 = 33, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] nd; reg [15:0] left; reg [15:0] out_alu; reg [15:0] out_alu; reg [5:0] state; reg [5:0] state; reg [5:0] state; reg [5:0] next_state; reg [5:0] next_state; reg [2:0] op_ctr1; reg [1:0] op_ctr1; reg [1:0] accb_ctr1; reg [1:0] accb_ctr1; reg [2:0] ix_ctr1;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tag = 34, alu_st16 = 34, alu_st16 = 35, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc, reg [7:0] cc, reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] nd; reg [15:0] out_alu; reg [15:0] out_alu; reg [5:0] state; reg [5:0] state; reg [5:0] state; reg [5:0] next_state; reg [2:0] acctr1; reg [1:0] op_ctr1; reg [1:0] op_ctr1; reg [1:0] accb_ctr1; reg [1:0] accb_ctr1; reg [1:0] cc_ctr1; reg [1:0] cc_ctr1;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tat6 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] accb; reg [7:0] cc; reg [7:0] cc_out; reg [15:0] sp; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] left; reg [15:0] out_alu; reg [15:0] out_alu; reg [5:0] out_alu; reg [5:0] state; reg [5:0] state; reg [5:0] state; reg [2:0] acca_ctr1; reg [1:0] op_ctr1; reg [1:0] accb_ctr1; reg [1:0] accb_ctr1; reg [1:0] sp_ctr1; reg [3:0] iv_ctr1;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 32, alu_st8 = 33, alu_lat6 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [15:0] cc; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] nd; reg [15:0] right; reg [15:0] out_alu; reg [15:0] iv; reg nmi_req; reg nmi_ack; reg [5:0] state; reg [5:0] next_state; reg [5:0] next_state; reg [2:0] op_ctrl; reg [2:0] acca_ctrl; reg [2:0] acca_ctrl; reg [2:0] acca_ctrl; reg [2:0] accb_ctrl; reg [1:0] accb_ctrl; reg [1:0] sp_ctrl; reg [1:0] sp_ctrl; reg [1:0] sp_ctrl; reg [1:0] sp_ctrl; reg [1:0] sp_ctrl; reg [2:0] iv_ctrl; reg [2:0] iv_ctrl; reg [2:0] left_ctrl;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 32, alu_st8 = 33, alu_lat6 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc; reg [15:0] cc; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] nd; reg [15:0] right; reg [15:0] out_alu; reg [15:0] iv; reg nmi_req; reg nmi_ack; reg [5:0] state; reg [5:0] next_state; reg [5:0] next_state; reg [2:0] op_ctrl; reg [2:0] acca_ctrl; reg [2:0] acca_ctrl; reg [2:0] acca_ctrl; reg [2:0] accb_ctrl; reg [1:0] accb_ctrl; reg [1:0] sp_ctrl; reg [1:0] sp_ctrl; reg [1:0] sp_ctrl; reg [1:0] sp_ctrl; reg [1:0] sp_ctrl; reg [2:0] iv_ctrl; reg [2:0] iv_ctrl; reg [2:0] left_ctrl;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tat8 = 33, alu_tat8 = 34, alu_st16 = 35, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] accb; reg [7:0] cc_out; reg [15:0] xreg; reg [15:0] pc; reg [15:0] pc; reg [15:0] ot_alu; reg [15:0] ot_alu; reg [15:0] ot_alu; reg [15:0] ot_alu; reg [5:0] state; reg [5:0] state; reg [5:0] state; reg [5:0] next_state; reg [2:0] acca_ctrl; reg [1:0] op_ctrl; reg [1:0] accb_ctrl; reg [1:0] accb_ctrl; reg [1:0] sp_ctrl; reg [1:0] left_ctrl; reg [1:0] right_ctrl; reg [1:0] alu_ctrl;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tat8 = 33, alu_tat8 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] cc; reg [7:0] cc; reg [15:0] xreg; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] nd; reg [15:0] out_alu; reg [15:0] out_alu; reg [15:0] out_alu; reg [5:0] state; reg [5:0] state; reg [5:0] state; reg [2:0] pc_ctr1; reg [2:0] acca_ctr1; reg [2:0] acca_ctr1; reg [1:0] accb_ctr1; reg [1:0] accb_ctr1; reg [1:0] sp_ctr1; reg [1:0] right_ctr1; reg [1:0] right_ctr1; reg [2:0] addr_ctr1; reg [2:0] addr_ctr1;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tat8 = 33, alu_tat8 = 33, alu_tat8 = 33, alu_tat8 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] accb; reg [7:0] cc_out; reg [15:0] xreg; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] nd; reg [15:0] nd; reg [15:0] out_alu; reg [15:0] out_alu; reg [5:0] state; reg [5:0] state; reg [5:0] state; reg [5:0] state; reg [2:0] op_ctrl; reg [2:0] op_ctrl; reg [2:0] acca_ctrl; reg [1:0] accb_ctrl; reg [1:0] accb_ctrl; reg [1:0] sp_ctrl; reg [1:0] right_ctrl; reg [2:0] alu_ctrl; reg [2:0] addr_ctrl; reg [2:0] addr_ctrl;</pre>
<pre>alu_tag = 31, alu_tag = 32, alu_st8 = 33, alu_tat8 = 33, alu_tat8 = 34, alu_st16 = 35, alu_nop = 36, alu_daa = 37; reg [7:0] op_code; reg [7:0] acca; reg [7:0] cc; reg [7:0] cc; reg [15:0] xreg; reg [15:0] sp; reg [15:0] pc; reg [15:0] pc; reg [15:0] nd; reg [15:0] out_alu; reg [15:0] out_alu; reg [15:0] out_alu; reg [5:0] state; reg [5:0] state; reg [5:0] state; reg [2:0] pc_ctr1; reg [2:0] acca_ctr1; reg [2:0] acca_ctr1; reg [1:0] accb_ctr1; reg [1:0] accb_ctr1; reg [1:0] sp_ctr1; reg [1:0] right_ctr1; reg [1:0] right_ctr1; reg [2:0] addr_ctr1; reg [2:0] addr_ctr1;</pre>

//-----// // // Address bus multiplexer

```
_____
/*
case (4_bit_expression)
    4'b0000 :
    begin
    statement1;
end
     4'b1010:
    begin
        statement2;
     end
    default :
    begin
         statement3;
    end
endcase */
  always @ (negedge clk) //(clk or addr_ctrl or pc or ea or sp or iv)
    begin
     case(addr_ctrl)
     idle_ad : begin
      address <= 16'b11111111111111;
vma <= 1'b0;
      rw <= 1'b1;
     end
     fetch_ad : begin
      address <= pc;
vma <= 1'b1;
rw <= 1'b1;</pre>
     end
     read_ad : begin
       address <= ea;
      vma <= 1'b1;
rw <= 1'b1;</pre>
     end
     write_ad : begin
      address <= ea;
vma <= 1'b1;
       rw <= 1'b0;
     end
    push_ad : begin
      address <= sp;
       vma <= 1'b1;
      rw <= 1'b0;
     end
    pull_ad : begin
      address <= sp;
vma <= 1'b1;
rw <= 1'b1;
     end
     int_hi_ad : begin
       address <= {12'b 1111111111, iv, 1'b0};
      vma <= 1'b1;
rw <= 1'b1;</pre>
     end
     int_lo_ad : begin
      address <= {12'b 1111111111,iv,1'bl};
vma <= 1'b1;
rw <= 1'b1;
address <= 1'b1;</pre>
     end
     default : begin
      address <= 16'b111111111111111;
vma <= 1'b0;
rw <= 1'b1;</pre>
     end
     endcase
  end
// endmodule
11--
11
// Data Bus output
11
11-
  always @ (negedge clk) //(clk or dout_ctrl or md or acca or accb or xreg or pc or cc)
    begin
     case(dout_ctrl)
    md_hi_dout : begin
       // alu output
       data_out <= md[15:8] ;</pre>
     end
    md_lo_dout : begin
      data_out <= md[7:0] ;</pre>
     end
     acca_dout : begin
       // accumulator a
       data_out <= acca;</pre>
     end
```

end

accb_dout : begin
 // accumulator b
 data_out <= accb;</pre>

ix_lo_dout : begin

```
// index reg
      data_out <= xreg[7:0] ;</pre>
    end
    ix_hi_dout : begin
       // index reg
       data_out <= xreg[15:8] ;</pre>
    end
    cc_dout : begin
       // condition codes
      data_out <= cc;</pre>
    end
    pc_lo_dout : begin
      // low order pc
      data_out <= pc[7:0] ;</pre>
    end
    pc_hi_dout : begin
      // high order pc
      data_out <= pc[15:8];
    end
    default : begin
      data_out <= 8'b 0000000;
    end
    endcase
  end
// endmodule
  11_-
  11
  // Program Counter Control
  11
  11__
  always @ (negedge clk) //(clk or pc_ctrl or pc or out_alu or data_in or ea or hold)
  begin
    reg [15:0] tempof;
reg [15:0] temppc;
    case(pc_ctrl)
    add_ea_pc: begin
    if(ea[7] == 1'b0) begin
    tempof = {8'b 00000000,ea[7:0] };
       end
      else begin
       tempof = {8'b 1111111, ea[7:0] };
      end
    end
    inc_pc : begin
   tempof = 16'b0000000000000000;
    end
    default : begin
      tempof = 16'b00000000000000;
    end
    endcase
    case(pc_ctrl)
    reset_pc : begin
  temppc = 16'b111111111111;
    end
    load_ea_pc : begin
      temppc = ea;
    end
    pull_lo_pc : begin
      temppc[7:0] = data_in;
temppc[15:8] = pc[15:8];
    end
    pull_hi_pc : begin
  temppc[7:0] = pc[7:0] ;
  temppc[15:8] = data_in;
    end
    default : begin
      temppc = pc;
    end
    endcase
  end
        if clk'event and clk = '0' then
  if hold = '1' then
    11
    11
    11
            pc <= pc;
    11
          else
            pc <= temppc + tempof;</pre>
    11
    11
         end if;
    // end if;
  always @ (negedge clk)
  begin
         if(hold == 1'b1) pc <= pc;</pre>
         else pc <= temppc + tempof;</pre>
  end
// endmodule
```

```
Page 7
```

```
11-
  11
  // Effective Address Control
  11
  11____
  always @ (negedge clk) //(clk or ea_ctrl or ea or out_alu or data_in or accb or xreg or hold)
    begin
    reg [15:0] tempind;
    reg [15:0] tempea;
    case(ea_ctrl)
    add_ix_ea : begin
     tempind = {8'b 0000000,ea[7:0] };
    end
    inc_ea : begin
      tempind = 16'b000000000000001;
    end
    default : begin
     tempind = 16'b00000000000000;
    end
    endcase
    case (ea ctrl)
    reset_ea : begin
      tempea = 16<sup>•</sup>b000000000000000;
    end
    load_accb_ea : begin
  tempea = {8'b 0000000,accb[7:0] };
    end
    add_ix_ea : begin
      tempea = xreg;
    end
    fetch_first_ea : begin
      tempea[7:0] = data_in;
tempea[15:8] = 8'b 00000000;
    end
    fetch_next_ea : begin
      tempea[7:0] = data_in;
tempea[15:8] = ea[7:0];
    end
    default : begin
      tempea = ea;
    end
    endcase
  end
        if clk'event and clk = '0' then
  if hold = '1' then
    11
    11
    11
            ea <= ea;
    11
          else
            ea <= tempea + tempind;</pre>
    11
        end if;
    11
    11
       end if;
  always @ (negedge clk)
 begin
        if(hold == 1'b1) ea <= ea;</pre>
        else ea <= tempea + tempind;</pre>
  end
  11
  // Accumulator A
  11
  11--
  always @ (negedge clk) //(negedge clk or negedge acca_ctrl or negedge out_alu or negedge acca or negedge data_
in or negedge hold)
    begin
    if(hold == 1'b1) begin
     acca <= acca;
    end
    else begin
      case(acca_ctrl)
      reset_acca : begin
       acca <= 8'b 0000000;
      end
      load_acca : begin
       acca <= out_alu[7:0] ;</pre>
      end
      load_hi_acca : begin
        acca <= out_alu[15:8] ;</pre>
      end
      pull_acca : begin
       acca <= data_in;
      end
      default : begin
       // when latch_acca =>
        acca <= acca;
      end
      endcase
    end
  end
// endmodule
```

```
_____
  11-
  11
  // Accumulator B
  11
  11___
  always @ (negedge clk) //(negedge clk or negedge accb_ctrl or negedge out_alu or negedge accb or negedge data_
in or negedge hold)
    begin
    if(hold == 1'b1) begin
      accb <= accb;</pre>
    end
    else begin
     case(accb_ctrl)
      reset_accb : begin
accb <= 8'b 0000000;</pre>
      end
      load_accb : begin
        accb <= out_alu[7:0] ;</pre>
      end
      pull_accb : begin
        accb <= data_in;
      end
      default : begin
        // when latch_accb =>
accb <= accb;</pre>
      end
      endcase
    end
  end
// endmodule
  11
  // X Index register
  11
  11__
  always @ (negedge clk) //(negedge clk or negedge ix_ctrl or negedge out_alu or negedge xreg or negedge data_in
 or negedge hold)
    begin
    if(hold == 1'b1) begin
      xreg <= xreg;</pre>
    end
    else begin
      case(ix_ctrl)
      reset_ix : begin
    xreg <= 16'b00000000000000;</pre>
      end
      load_ix : begin
        xreg <= out_alu[15:0] ;</pre>
      end
      pull_hi_ix : begin
    xreg[15:8] <= data_in;</pre>
      end
      pull_lo_ix : begin
        xreg[7:0] <= data_in;</pre>
      end
      default : begin
       // when latch_ix =>
        xreg <= xreg;</pre>
      end
      endcase
    end
  end
// endmodule
     stack pointer
  11
  11---
  always @ (negedge clk) //(negedge clk or negedge sp_ctrl or negedge out_alu or negedge hold)
    begin
    if(hold == 1'b1) begin
      sp <= sp;
    end
    else begin
      case(sp_ctrl)
      reset_sp : begin
sp <= 16'b00000000000000;</pre>
      end
      load_sp : begin
        sp <= out_alu[15:0] ;</pre>
      end
      default : begin
        // when latch_sp =>
sp <= sp;</pre>
      end
      endcase
    end
  end
```

// endmodule

```
//-----
  11
  // Memory Data
  11
  11--
  always @ (negedge clk) //(negedge clk or negedge md_ctrl or negedge out_alu or negedge data_in or negedge md o
r negedge hold)
    begin
    if(hold == 1'b1) begin
     md <= md;
    end
    else begin
      case(md_ctrl)
      reset_md : begin
       md <= 16'b00000000000000;
      end
      load_md : begin
       md <= out_alu[15:0];
      end
      fetch_first_md : begin
       md[15:8] <= 8'b 0000000;
md[7:0] <= data_in[7:0];</pre>
      end
      fetch_next_md : begin
       md[15:8] <= md[7:0];
md[7:0] <= data_in[7:0];</pre>
      end
      shiftl_md : begin
       md[15:1] <= md[14:0] ;
md[0] <= 1'b0;</pre>
      end
      default : begin
       // when latch_md =>
       md <= md;
      end
      endcase
    end
  end
// endmodule
  11
  11
     Condition Codes
  11--
  always @ (negedge clk) //(negedge clk or negedge cc_ctrl or negedge cc_out or negedge cc or negedge data_in or
 negedge hold)
    begin
    if(hold == 1'b1) begin
     cc <= cc;
    end
    else begin
      case(cc_ctrl)
      reset_cc : begin
    cc <= 8'b 11000000;</pre>
      end
      load_cc : begin
        cc <= cc_out;
      end
      pull_cc : begin
        cc <= data_in;</pre>
      end
      default : begin
       // when latch_cc =>
        cc <= cc;
      end
      endcase
    end
  end
// endmodule
  11
  // interrupt vector
  11
  11-
  always @ (negedge clk) //(negedge clk or negedge iv_ctrl or negedge hold)
    begin
    if(hold == 1'b1) begin
     iv <= iv;
    end
    else begin
      case(iv_ctrl)
      reset_iv : begin
iv <= 3'b 111;</pre>
      end
      nmi_iv : begin
       iv <= 3'b 110;
      end
```

```
Page 10
```

```
swi_iv : begin
        iv <= 3'b 101;
       end
       irq_iv : begin
        iv <= 3'b 100;
       end
       icf_iv : begin
        iv <= 3'b 011;
       end
      ocf_iv : begin
        iv <= 3'b 010;
       end
       tof_iv : begin
        iv <= 3'b 001;
       end
      sci_iv : begin
        iv <= 3'b 000;
       end
      default : begin
   iv <= iv;</pre>
      end
      endcase
    end
  end
// endmodule
11--
                            _____
11
// op code fetch
11
//---
                          _____
  always @ (negedge clk) //(negedge clk or negedge data_in or negedge op_ctrl or negedge op_code or negedge hold
)
    begin
    if(hold == 1'b1) begin
     op_code <= op_code;
    end
    else begin
      case(op_ctrl)
      reset_op : begin
op_code <= 8'b 00000001;</pre>
        // nop
      end
      fetch_op : begin
    op_code <= data_in;</pre>
       end
      default : begin
        // when latch_op =>
        op_code <= op_code;
      end
      endcase
    end
  end
// endmodule
  11-
  11
  // Left Mux
  11
  11----
  always @ (negedge clk) //(left_ctrl or acca or accb or xreg or sp or pc or ea or md)
    begin
    case(left_ctrl)
    acca_left : begin
    left[15:8] <= 8'b 00000000;
    left[7:0] <= acca;</pre>
    end
    accb_left : begin
      left[15:8] <= 8'b 00000000;
left[7:0] <= accb;</pre>
    end
    accd_left : begin
left[15:8] <= acca;
left[7:0] <= accb;</pre>
    end
    ix_left : begin
      left <= xreg;</pre>
    end
    sp_left : begin
      left <= sp;</pre>
    end
    default : begin
              when md_left =>
      11
      left <= md;</pre>
    end
    endcase
  end
// endmodule
  //-----
```

```
Page 11
```

```
// Right Mux
  11
  //___
  always @ (negedge clk) //(right_ctrl or data_in or md or accb or ea)
    begin
    case(right_ctrl)
    zero_right : begin
  right <= 16'b000000000000000;</pre>
    end
    plus_one_right : begin
     right <= 16'b000000000000001;
    end
    accb_right : begin
      right <= {8'b 0000000, accb};
    end
    default : begin
     11
             when md_right =>
      right <= md;
    end
    endcase
  end
// endmodule
  11--
                               _____
  11
  // Arithmetic Logic Unit
  11
  //____
  always @ (negedge clk) //(alu_ctrl or cc or left or right or out_alu or cc_out)
    begin
  reg valid_lo;
//boolean;
    reg valid_hi;
  //boolean;
    reg carry_in;
    reg [7:0] daa_reg;
    case(alu_ctrl)
    alu_adc,alu_sbc,alu_rol8,alu_ror8 : begin
     carry_in = cc[CBIT] ;
    end
    default : begin
     carry_in = 1'b0;
    end
    endcase
    // valid_lo := left(3 downto 0) <= 9;
if((left[3:0] <= 9)) begin
 valid_lo = 1'b1;
    end
    else begin
      valid_lo = 1'b0;
    end
    // valid_hi := left(7 downto 4) <= 9;
if((left[7:4] <= 9)) begin
 valid_hi = 1'b1;
    end
    else begin
      valid_hi = 1'b0;
    end
    if((cc[CBIT] == 1'b0)) begin
if((cc[HBIT] == 1'b1)) begin
if(valid_hi == 1'b1) begin
           daa_reg = 8'b 00000110;
         end
         else begin
          daa_reg = 8'b 01100110;
         end
      end
      else begin
         if(valid_lo == 1'b1) begin
           if(valid_hi == 1'b1) begin
             daa_reg = 8'b 0000000;
           end
           else begin
             daa_reg = 8'b 01100000;
           end
         end
         else begin
          if((left[7:4] <= 8)) begin
             daa_reg = 8'b 00000110;
           end
           else begin
             daa_reg = 8'b 01100110;
           end
        end
      end
    end
    else begin
      if((cc[HBIT] == 1'b1)) begin
    daa_reg = 8'b 01100110;
```

```
end
      else begin
        if(valid_lo == 1'b1) begin
          daa_reg = 8'b 01100000;
        end
        else begin
         daa_reg = 8'b 01100110;
        end
      end
    end
    case(alu_ctrl)
    alu_add8,alu_inc,alu_add16,alu_inx,alu_adc : begin
      out_alu <= left + right + ({15'b 000000000000, carry_in});</pre>
    end
    alu_sub8,alu_dec,alu_sub16,alu_dex,alu_sbc : begin
    out_alu <= left - right - ({15'b 0000000000000,carry_in});</pre>
    end
    alu_and : begin
      out_alu <= left & right;</pre>
      // and/bit
    end
    alu_ora : begin
      out_alu <= left | right;</pre>
      // or
    end
    alu_eor : begin
      out_alu <= left ^ right;</pre>
      // eor/xor
    end
    alu_lsl16,alu_asl8,alu_rol8 : begin
      out_alu <= {left[14:0] , carry_in};</pre>
      // rol8/asl8/lsl16
    end
    alu_lsr16,alu_lsr8 : begin
      out_alu <= {carry_in,left[15:1] };</pre>
      // lsr
    end
    alu_ror8 : begin
      out_alu <= {8'b 0000000, carry_in, left[7:1] };</pre>
      // ror
    end
    alu_asr8 : begin
     out_alu <= {8'b 0000000, left[7] , left[7:1] };</pre>
      // asr
    end
    alu_neg : begin
     out_alu <= right - left;
      // neg (right=0)
    end
    alu_com : begin
     out_alu <= ~left;
    end
    alu_clr,alu_ld8,alu_ld16 : begin
      out_alu <= right;
      // clr, ld
    end
    alu_st8,alu_st16 : begin
      out_alu <= left;</pre>
    end
    alu_daa : begin
     out_alu <= left + ({8'b 0000000,daa_reg});</pre>
    end
    alu_tpa : begin
      out_alu <= {8'b 0000000,cc};
    end
    default : begin
     out_alu <= left;
      // nop
    end
    endcase
    // carry bit
    case(alu_ctrl)
    alu_add8, alu_adc : begin
     cc_out[CBIT] <= ((left[7] & right[7] )) | ((left[7] & ~out_alu[7] )) | ((right[7] & ~out_alu[7] ));
    end
    alu_sub8, alu_sbc : begin
      cc_out[CBIT] <= (((( ~left[7] )) & right[7] )) | (((( ~left[7] )) & out_alu[7] )) | ((right[7] & out_alu
[7]));
    end
    alu_add16 : begin
      cc_out[CBIT] <= ((left[15] & right[15] )) | ((left[15] & ~out_alu[15] )) | ((right[15] & ~out_alu[15]
]));
    end
    alu_sub16 : begin
      cc_out[CBIT] <= (((( ~left[15] )) & right[15] )) | (((( ~left[15] )) & out_alu[15] )) | ((right[15] & ou
t_alu[15] ));
    end
    alu_ror8,alu_lsr16,alu_lsr8,alu_asr8 : begin
```

```
cc_out[CBIT] <= left[0] ;</pre>
```

```
end
    alu_rol8,alu_asl8 : begin
     cc_out[CBIT] <= left[7] ;</pre>
    end
    alu_lsl16 : begin
      cc_out[CBIT] <= left[15] ;</pre>
    end
    alu_com : begin
     cc_out[CBIT] <= 1'b1;</pre>
    end
    alu_neg,alu_clr : begin
     cc_out[CBIT] <= out_alu[7] | out_alu[6] | out_alu[5] | out_alu[4] | out_alu[3] | out_alu[2] | out_a
| out_alu[0] ;
lu[1]
    end
    alu_daa : begin
      if((daa_reg[7:4] == 4'b 0110)) begin
       cc_out[CBIT] <= 1'b1;</pre>
      end
      else begin
       cc_out[CBIT] <= 1'b0;
      end
    end
    alu_sec : begin
     cc_out[CBIT] <= 1'b1;</pre>
    end
    alu_clc : begin
      cc_out[CBIT] <= 1'b0;
    end
    alu_tap : begin
     cc_out[CBIT] <= left[CBIT] ;</pre>
    end
    default : begin
     cc_out[CBIT] <= cc[CBIT] ;</pre>
    end
    endcase
    11
    // Zero flag
    11
    case(alu_ctrl)
    alu_add8, alu_sub8, alu_adc, alu_sbc, alu_and, alu_ora, alu_eor, alu_inc, alu_dec, alu_neg, alu_com, alu_clr, alu_rol8, a
lu_ror8, alu_asr8, alu_asl8, alu_lsr8, alu_ld8, alu_st8 : begin
      cc_out[ZBIT]
                     <= ~((out_alu[7] | out_alu[6] | out_alu[5] | out_alu[4] | out_alu[3] | out_alu[2] | o</pre>
ut_alu[1] | out_alu[0] ));
    end
    alu_add16,alu_sub16,alu_ls116,alu_lsr16,alu_inx,alu_dex,alu_ld16,alu_st16 : begin
   cc_out[ZBIT] <= ~((out_alu[15] | out_alu[14] | out_alu[13] | out_alu[12] | out_alu[11] | out_alu[10
| out_alu[9] | out_alu[8] | out_alu[7] | out_alu[6] | out_alu[5] | out_alu[4] | out_alu[3] | out_alu[2]
   | out_alu[1] | out_alu[0] ));
    end
    alu_tap : begin
     cc_out[ZBIT] <= left[ZBIT] ;</pre>
    end
    default : begin
     cc_out[ZBIT] <= cc[ZBIT] ;</pre>
    end
    endcase
    11
    // negative flag
    11
    case(alu_ctrl)
    alu_add8, alu_sub8, alu_adc, alu_sbc, alu_and, alu_ora, alu_eor, alu_rol8, alu_ror8, alu_asr8, alu_as18, alu_lsr8, alu_i
nc,alu_dec,alu_neg,alu_com,alu_clr,alu_ld8,alu_st8 : begin
      cc_out[NBIT] <= out_alu[7] ;</pre>
    end
    alu_add16,alu_sub16,alu_ls116,alu_lsr16,alu_ld16,alu_st16 : begin
     cc_out[NBIT] <= out_alu[15] ;</pre>
    end
    alu_tap : begin
      cc_out[NBIT] <= left[NBIT] ;</pre>
    end
    default : begin
     cc_out[NBIT] <= cc[NBIT] ;</pre>
    end
    endcase
    // Interrupt mask flag
    11
    case(alu_ctrl)
    alu_sei : begin
cc_out[IBIT] <= 1'b1;</pre>
      // set interrupt mask
    end
    alu_cli : begin
     cc_out[IBIT] <= 1'b0;
      // clear interrupt mask
    end
    alu_tap : begin
      cc_out[IBIT] <= left[IBIT] ;</pre>
    end
    default : begin
      cc_out[IBIT] <= cc[IBIT] ;</pre>
```

// interrupt mask

end endcase 11 // Half Carry flag 11 case(alu_ctrl) alu_add8,alu_adc : begin cc_out[HBIT] <= ((left[3] & right[3])) | ((right[3] & ~out_alu[3])) | ((left[3] & ~out_alu[3])); end alu_tap : **begin** cc_out[HBIT] <= left[HBIT] ;</pre> end default : begin cc_out[HBIT] <= cc[HBIT] ;</pre> end endcase 11 // Overflow flag 11 case(alu_ctrl) alu_add8,alu_adc : begin cc_out[VBIT] <= ((left[7] & right[7] & ((~out_alu[7])))) | ((((~left[7])) & ((~right[7])) & out а lu[7])); end alu_sub8,alu_sbc : begin cc_out[VBIT] <= ((left[7] & ((~right[7])) & ((~out_alu[7])))) | ((((~left[7])) & right[7] & out_a lu[7])); end alu_add16 : **begin** cc_out[VBIT] <= ((left[15] & right[15] & ((~out_alu[15])))) | ((((~left[15])) & ((~right[15])) & out_alu[15])); end alu_sub16 : **begin** cc_out[VBIT] <= ((left[15] & ((~right[15])) & ((~out_alu[15])))) | ((((~left[15])) & right[15] & out_alu[15])); end alu inc : begin cc_out[VBIT] <= (((~left[7])) & left[6] & left[5] & left[4] & left[3] & left[2] & left[1] & left[0]); end alu_dec,alu_neg : begin cc_out[VBIT] <= (left[7] & ((~left[6])) & ((~left[5])) & ((~left[4])) & ((~left[3])) & ((~left[2])) & ((~left[1])) & ((~left[0]))); end alu_asr8 : begin cc_out[VBIT] <= left[0] ^ left[7] ;</pre> end alu_lsr8,alu_lsr16 : begin cc_out[VBIT] <= left[0] ;</pre> end alu_ror8 : begin cc_out[VBIT] <= left[0] ^ cc[CBIT] ;</pre> end alu_lsl16 : **begin** cc_out[VBIT] <= left[15] ^ left[14] ;</pre> end alu_rol8,alu_asl8 : **begin** cc_out[VBIT] <= left[7] ^ left[6] ;</pre> end alu_tap : **begin** cc_out[VBIT] <= left[VBIT] ;</pre> end alu_and,alu_ora,alu_eor,alu_com,alu_st8,alu_st16,alu_ld8,alu_ld16,alu_clv : begin cc_out[VBIT] <= 1'b0;</pre> end alu_sev : **begin** cc_out[VBIT] <= 1'b1;</pre> end default : begin cc_out[VBIT] <= cc[VBIT] ;</pre> end endcase case(alu_ctrl) alu_tap : begin cc_out[XBIT] <= cc[XBIT] & left[XBIT] ;
cc_out[SBIT] <= left[SBIT] ;</pre> end default : begin cc_out[XBIT] <= cc[XBIT] & left[XBIT]; cc_out[SBIT] <= cc[SBIT];</pre> end endcase test_alu <= out_alu;</pre> test_cc <= cc_out;</pre> end // endmodule 11--11 // Detect Edge of NMI interrupt

```
//___
  always @ (negedge clk) //(negedge clk or negedge rst or negedge nmi or negedge nmi_ack)
    begin
    if(hold == 1'b1) begin
      nmi_req <= nmi_req;</pre>
    end
    else begin
      if(rst == 1'b1) begin
        nmi_req <= 1'b0;</pre>
      end
      else begin
        if((nmi == 1'b1) && (nmi_ack == 1'b0)) begin
          nmi_req <= 1'b1;
         end
        else begin
          if((nmi == 1'b0) && (nmi_ack == 1'b1)) begin
            nmi_req <= 1'b0;</pre>
           end
          else begin
            nmi_req <= nmi_req;
          end
        end
      end
    end
  end
// endmodule
  //---
                          _____
  11
  // Nmi mux
  11
  11--
  always @ (negedge clk) //(negedge clk or negedge nmi_ctrl or negedge nmi_ack or negedge hold)
    begin
    if(hold == 1'b1) begin
     nmi_ack <= nmi_ack;
    end
    else begin
      case(nmi_ctrl)
      set_nmi : begin
        nmi_ack <= 1'b1;
      end
      reset_nmi : begin
       nmi_ack <= 1'b0;</pre>
      end
      default : begin
        // when latch_nmi =>
        nmi_ack <= nmi_ack;</pre>
      end
      endcase
    end
  end
// endmodule
  11--
                            _____
  11
  // state sequencer
  11
  //----
  always @ (negedge clk) //(state or op_code or cc or ea or irq or irq_icf or irq_ocf or irq_tof or irq_sci or n
mi_req or nmi_ack or hold or halt)
    begin
    case(state)
    reset_state : begin
      // released from reset
// reset the registers
      op_ctrl <= reset_op;</pre>
      acca_ctrl <= reset_acca;</pre>
      accb_ctrl <= reset_accb;</pre>
      ix_ctrl <= reset_ix;</pre>
      sp_ctrl <= reset_sp;</pre>
      pc_ctrl <= reset_pc;</pre>
      ea_ctrl <= reset_ea;</pre>
      md_ctrl <= reset_md;</pre>
      iv_ctrl <= reset_iv;</pre>
      nmi_ctrl <= reset_nmi;</pre>
       // idle the ALU
      left_ctrl <= acca_left;</pre>
      right_ctrl <= zero_right;</pre>
      alu_ctrl <= alu_nop;</pre>
      cc_ctrl <= reset_cc;
       // idle the bus
      dout_ctrl <= md_lo_dout;
addr_ctrl <= idle_ad;</pre>
      next_state <= vect_hi_state;</pre>
       11
       // Jump via interrupt vector
       // otimp via interrupt type
// iv holds interrupt type
// fetch PC hi from vector location
       11
```

vect_hi_state : begin

```
// default the registers
  op_ctrl <= latch_op;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  acca_ctrl <= latch_acca;</pre>
  accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= latch_sp;</pre>
  md_ctrl <= latch_md;</pre>
  ea_ctrl <= latch_ea;</pre>
  iv_ctrl <= latch_iv;</pre>
      idle the ALU
  left_ctrl <= acca_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_nop;
  cc_ctrl <= latch_cc;
  // fetch pc low interrupt vector
  pc_ctrl <= pull_hi_pc;
addr_ctrl <= int_hi_ad;</pre>
  dout_ctrl <= pc_hi_dout;</pre>
  next_state <= vect_lo_state;</pre>
  // jump via interrupt vector
  // jump the intervent type
// iv holds vector type
// fetch PC lo from vector location
end
vect_lo_state : begin
    // default the registers
  op_ctrl <= latch_op;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
  md_ctrl <= latch_md;</pre>
  ea_ctrl <= latch_ea;</pre>
  iv_ctrl <= latch_iv;</pre>
      idle the ALU
   11
  left_ctrl <= acca_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_nop;</pre>
  cc_ctrl <= latch_cc;
  // fetch the vector low byte
  pc_ctrl <= pull_lo_pc;</pre>
  addr_ctrl <= int_lo_ad;
  dout_ctrl <= pc_lo_dout;
next_state <= fetch_state;</pre>
  11
  // Here to fetch an instruction
  // PC points to opcode
  // Should service interrupt requests at this point
   // either from the timer
  // or from the external input.
  11
  // branch conditional
  // acca single op
  // accb single op
  // indexed single op
  // extended single op
  // idle ALU
end
fetch_state : begin
  case(op_code[7:4])
   4'b 0000,4'b 0001,4'b 0010,4'b 0011,4'b 0100,4'b 0101,4'b 0110,4'b 0111 : begin
    left_ctrl <= acca_left;</pre>
     right_ctrl <= zero_right;
     alu_ctrl <= alu_nop;</pre>
     cc_ctrl <= latch_cc;
     acca_ctrl <= latch_acca;</pre>
     accb_ctrl <= latch_accb;</pre>
    ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
     // acca immediate
// acca direct
     // acca indexed
     // acca extended
  end
   4'b 1000,4'b 1001,4'b 1010,4'b 1011 : begin
     case(op_code[3:0] )
     4'b 0000 : begin
       // suba
       left_ctrl <= acca_left;</pre>
       right_ctrl <= md_right;
       alu_ctrl <= alu_sub8;
       cc_ctrl <= load_cc;
       acca_ctrl <= load_acca;</pre>
       accb_ctrl <= latch_accb;
ix_ctrl <= latch_ix;</pre>
       sp_ctrl <= latch_sp;</pre>
```

end

4'b 0001 : begin // cmpa left_ctrl <= acca_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_sub8;</pre> cc_ctrl <= load_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> end 4'b 0010 : begin // sbca left_ctrl <= acca_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_sbc; cc_ctrl <= load_cc; acca_ctrl <= load_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> end 4'b 0011 : begin // subd left_ctrl <= accd_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_sub16;</pre> cc_ctrl <= load_cc;</pre> acca_ctrl <= load_hi_acca; accb_ctrl <= load_accb; ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> end 4'b 0100 : begin // anda left_ctrl <= acca_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_and; cc_ctrl <= load_cc; acca_ctrl <= load_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> end 4'b 0101 : begin // bita left_ctrl <= acca_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_and; cc_ctrl <= load_cc;</pre> acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> end 4'b 0110 : begin // ldaa left_ctrl <= acca_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_ld8;</pre> cc_ctrl <= load_cc; acca_ctrl <= load_acca;</pre> accb_ctrl <= latch_accb; ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> end 4'b 0111 : begin // staa left_ctrl <= acca_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_st8; cc_ctrl <= load_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> end 4'b 1000 : begin // eora left_ctrl <= acca_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_eor;</pre> cc_ctrl <= load_cc; acca_ctrl <= load_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> end 4'b 1001 : begin // adca

```
left_ctrl <= acca_left;</pre>
     right_ctrl <= md_right;
alu_ctrl <= alu_adc;</pre>
     cc_ctrl <= load_cc;</pre>
     acca_ctrl <= load_acca;</pre>
     accb_ctrl <= latch_accb;
ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
  end
   4'b 1010 : begin
     // oraa
     left_ctrl <= acca_left;</pre>
     right_ctrl <= md_right;
     alu_ctrl <= alu_ora;
     cc_ctrl <= load_cc;
     acca_ctrl <= load_acca;</pre>
     accb_ctrl <= latch_accb;</pre>
     ix_ctrl <= latch_ix;</pre>
     sp_ctrl <= latch_sp;</pre>
  end
  4'b 1011 : begin
// adda
     left_ctrl <= acca_left;</pre>
     right_ctrl <= md_right;
     alu_ctrl <= alu_add8;
cc_ctrl <= load_cc;</pre>
     acca_ctrl <= load_acca;
accb_ctrl <= latch_accb;</pre>
     ix_ctrl <= latch_ix;</pre>
     sp_ctrl <= latch_sp;</pre>
  end
   4'b 1100 : begin
     // cpx
     left_ctrl <= ix_left;</pre>
     right_ctrl <= md_right;</pre>
     alu_ctrl <= alu_sub16;</pre>
     cc_ctrl <= load_cc;</pre>
     acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
     ix_ctrl <= latch_ix;</pre>
     sp_ctrl <= latch_sp;</pre>
  end
   4'b 1101 : begin
     // bsr / jsr
left_ctrl <= acca_left;</pre>
     right_ctrl <= md_right;
     alu_ctrl <= alu_nop;
     cc_ctrl <= latch_cc;
     acca_ctrl <= latch_acca;</pre>
     accb_ctrl <= latch_accb;</pre>
     ix_ctrl <= latch_ix;</pre>
     sp_ctrl <= latch_sp;</pre>
  end
  4'b 1110 : begin
// lds
     left_ctrl <= sp_left;</pre>
     right_ctrl <= md_right;
     alu_ctrl <= alu_ld16;</pre>
     cc_ctrl <= load_cc;</pre>
     acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
     ix_ctrl <= latch_ix;</pre>
     sp_ctrl <= load_sp;</pre>
  end
   4'b 1111 : begin
// sts
     left_ctrl <= sp_left;</pre>
     right_ctrl <= md_right;
     alu_ctrl <= alu_st16;</pre>
     cc_ctrl <= load_cc;</pre>
     acca_ctrl <= latch_acca;</pre>
     accb_ctrl <= latch_accb;</pre>
     ix_ctrl <= latch_ix;</pre>
     sp_ctrl <= latch_sp;</pre>
  end
  default : begin
     left_ctrl <= acca_left;
right_ctrl <= md_right;</pre>
     alu_ctrl <= alu_nop;
     cc_ctrl <= latch_cc;
     acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
     ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
  end
  endcase
  // accb immediate
// accb direct
  // accb indexed
// accb extended
end
```

```
4'b 1100,4'b 1101,4'b 1110,4'b 1111 : begin case(op_code[3:0])
  4'b 0000 : begin
    // subb
    left_ctrl <= accb_left;</pre>
    right_ctrl <= md_right;
    alu_ctrl <= alu_sub8;</pre>
    cc_ctrl <= load_cc;</pre>
    acca_ctrl <= latch_acca;</pre>
    accb_ctrl <= load_accb;
ix_ctrl <= latch_ix;</pre>
    sp_ctrl <= latch_sp;</pre>
  end
  4'b 0001 : begin
    // cmpb
    left_ctrl <= accb_left;</pre>
    right_ctrl <= md_right;
    alu_ctrl <= alu_sub8;
    cc_ctrl <= load_cc;
    acca_ctrl <= latch_acca;</pre>
    accb_ctrl <= latch_accb;</pre>
    ix_ctrl <= latch_ix;</pre>
    sp_ctrl <= latch_sp;</pre>
  end
  4'b 0010 : begin
    // sbcb
    left_ctrl <= accb_left;</pre>
    right_ctrl <= md_right;
alu_ctrl <= alu_sbc;</pre>
    cc_ctrl <= load_cc;
    acca_ctrl <= latch_acca;
accb_ctrl <= load_accb;</pre>
    ix_ctrl <= latch_ix;</pre>
    sp_ctrl <= latch_sp;</pre>
  end
  4'b 0011 : begin
     // addd
    left_ctrl <= accd_left;</pre>
    right_ctrl <= md_right;
    alu_ctrl <= alu_add16;
    cc_ctrl <= load_cc;</pre>
    acca_ctrl <= load_hi_acca;</pre>
    accb_ctrl <= load_accb;</pre>
    ix_ctrl <= latch_ix;</pre>
    sp_ctrl <= latch_sp;</pre>
  end
  4'b 0100 : begin
     // andb
    left_ctrl <= accb_left;</pre>
    right_ctrl <= md_right;
    alu_ctrl <= alu_and;
    cc_ctrl <= load_cc;
    acca_ctrl <= latch_acca;</pre>
    accb_ctrl <= load_accb;
ix_ctrl <= latch_ix;</pre>
    sp_ctrl <= latch_sp;</pre>
  end
  4'b 0101 : begin
    // bitb
    left_ctrl <= accb_left;</pre>
    right_ctrl <= md_right;
    alu_ctrl <= alu_and;</pre>
    cc_ctrl <= load_cc;
    acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
    ix_ctrl <= latch_ix;</pre>
    sp_ctrl <= latch_sp;</pre>
  end
  4'b 0110 : begin
     // ldab
    left_ctrl <= accb_left;</pre>
    right_ctrl <= md_right;
    alu_ctrl <= alu_ld8;
    cc_ctrl <= load_cc;
    acca_ctrl <= latch_acca;</pre>
    accb_ctrl <= load_accb;</pre>
    ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
  end
  4'b 0111 : begin
    // stab
    left_ctrl <= accb_left;</pre>
    right_ctrl <= md_right;
alu_ctrl <= alu_st8;</pre>
    cc_ctrl <= load_cc;
    acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
    ix_ctrl <= latch_ix;</pre>
    sp_ctrl <= latch_sp;</pre>
  end
  4'b 1000 : begin
```

// eorb

```
Page 20
```

left_ctrl <= accb_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_eor;</pre> cc_ctrl <= load_cc; acca_ctrl <= latch_acca; accb_ctrl <= load_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> end 4'b 1001 : begin // adcb left_ctrl <= accb_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_adc; cc_ctrl <= load_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= load_accb;</pre> ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> end 4'b 1010 : begin // orab left_ctrl <= accb_left;</pre> right_ctrl <= md_right;</pre> alu_ctrl <= alu_ora; cc_ctrl <= load_cc; acca_ctrl <= load_cc; acca_ctrl <= latch_acca; accb_ctrl <= load_accb; ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> end 4'b 1011 : **begin** // addb left_ctrl <= accb_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_add8;</pre> cc_ctrl <= load_cc;</pre> acca_ctrl <= latch_acca;</pre> accb_ctrl <= load_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> end 4'b 1100 : begin // 1dd left_ctrl <= accd_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_ld16;</pre> cc_ctrl <= load_cc; acca_ctrl <= load_hi_acca;</pre> accb_ctrl <= load_accb;</pre> ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> end 4'b 1101 : begin // std left_ctrl <= accd_left;</pre> right_ctrl <= md_right;</pre> alu_ctrl <= alu_st16;</pre> cc_ctrl <= load_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> end 4'b 1110 : begin // ldx left_ctrl <= ix_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_ld16; cc_ctrl <= load_cc;</pre> acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= load_ix; sp_ctrl <= latch_sp;</pre> end 4'b 1111 : begin // stx left_ctrl <= ix_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_st16; cc_ctrl <= load_cc;</pre> acca_ctrl <= latch_acca; acca_ctrl <= latch_acca; accb_ctrl <= latch_accb; ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> end default : begin left_ctrl <= accb_left; right_ctrl <= md_right;</pre> alu_ctrl <= alu_nop;</pre>

```
cc_ctrl <= latch_cc;</pre>
            acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
            ix_ctrl <= latch_ix;</pre>
            sp_ctrl <= latch_sp;</pre>
         end
         endcase
       end
       default : begin
         left_ctrl <= accd_left;</pre>
         right_ctrl <= md_right;
         alu_ctrl <= alu_nop;
         cc_ctrl <= latch_cc;
         acca_ctrl <= latch_acca;</pre>
         accb_ctrl <= latch_accb;</pre>
         ix_ctrl <= latch_ix;</pre>
         sp_ctrl <= latch_sp;</pre>
       end
       endcase
       md_ctrl <= latch_md;</pre>
       // fetch the op code
       op_ctrl <= fetch_op;</pre>
       ea_ctrl <= reset_ea;</pre>
       addr_ctrl <= fetch_ad;
       dout_ctrl <= md_lo_dout;</pre>
       iv_ctrl <= latch_iv;
if(halt == 1'b1) begin
  pc_ctrl <= latch_pc;</pre>
         nmi_ctrl <= latch_nmi;</pre>
         next_state <= halt_state;</pre>
         // service non maskable interrupts
       end
       else if((nmi_req == 1'b1) && (nmi_ack == 1'b0)) begin
         pc_ctrl <= latch_pc;</pre>
         nmi_ctrl <= set_nmi;
         next_state <= int_pcl_state;</pre>
          // service maskable interrupts
       end
       else begin
         11
         // nmi request is not cleared until nmi input goes low
         if((nmi_req == 1'b0) && (nmi_ack == 1'b1)) begin
           nmi_ctrl <= reset_nmi;</pre>
         end
         else begin
           nmi_ctrl <= latch_nmi;</pre>
         end
         //
// IRQ is level sensitive
if(((irq == 1'b1) || (irq_icf == 1'b1) || (irq_ocf == 1'b1) || (irq_tof == 1'b1) || (irq_sci == 1'b1)) &
& (cc[IBIT] == 1'b0)) begin
            pc_ctrl <= latch_pc;</pre>
           next_state <= int_pcl_state;</pre>
         end
         else begin
            // Advance the PC to fetch next instruction byte
            pc_ctrl <= inc_pc;</pre>
            next_state <= decode_state;</pre>
         end
       end
       // Here to decode instruction
       // and fetch next byte of intruction
       // whether it be necessary or not
       11
     end
     decode_state : begin
       // fetch first byte of address or immediate data
       ea_ctrl <= fetch_first_ea;</pre>
       addr_ctrl <= fetch_ad;</pre>
       dout_ctrl <= md_lo_dout;</pre>
       op_ctrl <= latch_op;</pre>
       nmi_ctrl <= latch_nmi;
       iv_ctrl <= latch_iv;</pre>
       case(op_code[7:4]
       4'b 0000 : begin
md_ctrl <= fetch_first_md;</pre>
         sp_ctrl <= latch_sp;</pre>
         pc_ctrl <= latch_pc;</pre>
         case(op_code[3:0]
         4'b 0001 : begin
           // nop
            left_ctrl <= accd_left;</pre>
            right_ctrl <= zero_right;
            alu_ctrl <= alu_nop;</pre>
            cc_ctrl <= latch_cc;
            acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
            ix_ctrl <= latch_ix;</pre>
```

end

4'b 0100 : begin // lsrd left_ctrl <= accd_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_lsr16; cc_ctrl <= load_cc; acca_ctrl <= load_hi_acca; accb_ctrl <= load_accb;</pre> ix_ctrl <= latch_ix;</pre> end 4'b 0101 : begin // lsld left_ctrl <= accd_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_lsl16; cc_ctrl <= load_cc; acca_ctrl <= load_hi_acca; accb_ctrl <= load_accb;</pre> ix_ctrl <= latch_ix;</pre> end 4'b 0110 : begin // tap left_ctrl <= acca_left;</pre> right_ctrl <= zero_right;</pre> alu_ctrl <= alu_tap;</pre> cc_ctrl <= load_cc; acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> end 4'b 0111 : begin // tpa left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_tpa;</pre> cc_ctrl <= latch_cc;</pre> acca_ctrl <= load_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> end 4'b 1000 : begin // inx left_ctrl <= ix_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_inx; cc_ctrl <= load_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= load_ix;</pre> end 4'b 1001 : **begin** // dex left_ctrl <= ix_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_dex; cc_ctrl <= load_cc; acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= load_ix;</pre> end 4'b 1010 : **begin** // clv left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_clv; cc_ctrl <= load_cc; acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> end 4'b 1011 : begin // sev left_ctrl <= acca_left;</pre> right_ctrl <= zero_right;</pre> alu_ctrl <= alu_sev; cc_ctrl <= load_cc;</pre> acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> end 4'b 1100 : begin // clc left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_clc;</pre> cc_ctrl <= load_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> end

4'b 1101 : **begin** // sec

```
Page 23
```

```
left_ctrl <= acca_left;</pre>
    right_ctrl <= zero_right;
    alu_ctrl <= alu_sec;</pre>
    cc_ctrl <= load_cc;
    acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
    ix_ctrl <= latch_ix;</pre>
  end
  4'b 1110 : begin
     // cli
    left_ctrl <= acca_left;</pre>
    right_ctrl <= zero_right;
    alu_ctrl <= alu_cli;
    cc_ctrl <= load_cc;
    acca_ctrl <= latch_acca;</pre>
    accb_ctrl <= latch_accb;</pre>
    ix_ctrl <= latch_ix;</pre>
  end
  4'b 1111 : begin
// sei
    left_ctrl <= acca_left;
right_ctrl <= zero_right;</pre>
    alu_ctrl <= alu_sei;
    cc_ctrl <= load_cc;</pre>
    acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
    ix_ctrl <= latch_ix;</pre>
  end
  default : begin
    left_ctrl <= acca_left;</pre>
    right_ctrl <= zero_right;
    alu_ctrl <= alu_nop;</pre>
    cc_ctrl <= latch_cc;
    acca_ctrl <= latch_acca;</pre>
    accb_ctrl <= latch_accb;
ix_ctrl <= latch_ix;</pre>
  end
  endcase
  next_state <= fetch_state;</pre>
  // acca / accb inherent instructions
end
4'b 0001 : begin
  md_ctrl <= fetch_first_md;</pre>
  ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= latch_sp;</pre>
  pc_ctrl <= latch_pc;</pre>
  left_ctrl <= acca_left;</pre>
  right_ctrl <= accb_right;</pre>
  case(op_code[3:0])
  4'b 0000 : begin
    // sba
    alu_ctrl <= alu_sub8;</pre>
    cc_ctrl <= load_cc;
acca_ctrl <= load_acca;
accb_ctrl <= latch_accb;</pre>
  end
  4'b 0001 : begin
    // cba
    alu_ctrl <= alu_sub8;</pre>
    cc_ctrl <= load_cc;</pre>
    acca_ctrl <= latch_acca;</pre>
    accb_ctrl <= latch_accb;</pre>
  end
  4'b 0110 : begin
    // tab
    alu_ctrl <= alu_st8;</pre>
    cc_ctrl <= load_cc;</pre>
    acca_ctrl <= latch_acca;</pre>
    accb_ctrl <= load_accb;</pre>
  end
  4'b 0111 : begin
     // tba
    alu_ctrl <= alu_ld8;</pre>
    cc_ctrl <= load_cc;</pre>
    acca_ctrl <= load_acca;</pre>
    accb_ctrl <= latch_accb;</pre>
  end
  4'b 1001 : begin
    // daa
    alu_ctrl <= alu_daa;</pre>
    cc_ctrl <= load_cc;
    acca_ctrl <= load_acca;</pre>
    accb_ctrl <= latch_accb;</pre>
  end
  4'b 1011 : begin // aba
    alu_ctrl <= alu_add8;</pre>
    cc_ctrl <= load_cc;</pre>
    acca_ctrl <= load_acca;</pre>
```

```
accb_ctrl <= latch_accb;</pre>
 end
 default : begin
    alu_ctrl <= alu_nop;</pre>
    cc_ctrl <= latch_cc;
    acca_ctrl <= latch_acca;</pre>
   accb_ctrl <= latch_accb;</pre>
 end
 endcase
 next_state <= fetch_state;</pre>
end
4'b 0010 : begin
 // branch conditional
 md_ctrl <= fetch_first_md;</pre>
 acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
 sp_ctrl <= latch_sp;</pre>
  left_ctrl <= acca_left;</pre>
 right_ctrl <= zero_right;
 alu_ctrl <= alu_nop;</pre>
 cc_ctrl <= latch_cc;
  // increment the pc
 pc_ctrl <= inc_pc;</pre>
 case(op_code[3:0])
  4'b 0000 : begin
   // bra
   next_state <= branch_state;</pre>
 end
  4'b 0001 : begin
   // brn
    next_state <= fetch_state;</pre>
  end
  4'b 0010 : begin
    // bhi
    if(((cc[CBIT] | cc[ZBIT] )) == 1'b0) begin
     next_state <= branch_state;</pre>
    end
    else begin
     next_state <= fetch_state;</pre>
    end
  end
  4'b 0011 : begin
    // bls
    if(((cc[CBIT] | cc[ZBIT] )) == 1'b1) begin
     next_state <= branch_state;</pre>
    end
    else begin
    next_state <= fetch_state;</pre>
    end
  end
  4'b 0100 : begin
    // bcc/bhs
    if(cc[CBIT] == 1'b0) begin
     next_state <= branch_state;</pre>
    end
    else begin
     next_state <= fetch_state;</pre>
    end
  end
  4'b 0101 : begin
    // bcs/blo
                  == 1'b1) begin
    if(cc[CBIT]
     next_state <= branch_state;</pre>
    end
    else begin
     next_state <= fetch_state;</pre>
    end
  end
  4'b 0110 : begin
    // bne
    if(cc[ZBIT] == 1'b0) begin
     next_state <= branch_state;</pre>
    end
    else begin
     next_state <= fetch_state;</pre>
    end
 end
  4'b 0111 : begin
    // beq
    if(cc[ZBIT] == 1'b1) begin
    next_state <= branch_state;</pre>
    end
    else begin
     next_state <= fetch_state;</pre>
    end
  end
  4'b 1000 : begin
    // bvc
    if(cc[VBIT] == 1'b0) begin
      next_state <= branch_state;</pre>
```

end

```
else begin
     next_state <= fetch_state;</pre>
    end
  end
  4'b 1001 : begin
    // bvs
    if(cc[VBIT] == 1'b1) begin
      next_state <= branch_state;</pre>
    end
    else begin
     next_state <= fetch_state;</pre>
    end
  end
  4'b 1010 : begin
    // bpl
    if(cc[NBIT] == 1'b0) begin
     next_state <= branch_state;</pre>
    end
    else begin
     next_state <= fetch_state;</pre>
    end
  end
  4'b 1011 : begin
    // bmi
    if(cc[NBIT] == 1'b1) begin
     next_state <= branch_state;</pre>
    end
    else begin
     next_state <= fetch_state;</pre>
    end
  end
  4'b 1100 : begin
// bge
    if(((cc[NBIT] ^ cc[VBIT] )) == 1'b0) begin
      next_state <= branch_state;</pre>
    end
    else begin
      next_state <= fetch_state;</pre>
    end
  end
  4'b 1101 : begin
    // blt
    if(((cc[NBIT] ^ cc[VBIT] )) == 1'b1) begin
     next_state <= branch_state;</pre>
    end
    else begin
      next_state <= fetch_state;</pre>
    end
  end
  4'b 1110 : begin
    // bgt
    if(((cc[ZBIT] | ((cc[NBIT] ^ cc[VBIT] )))) == 1'b0) begin
     next_state <= branch_state;</pre>
    end
    else begin
     next_state <= fetch_state;</pre>
    end
  end
  4'b 1111 : begin
    // ble
    if(((cc[ZBIT] | ((cc[NBIT] ^ cc[VBIT] )))) == 1'b1) begin
      next_state <= branch_state;</pre>
    end
    else begin
      next_state <= fetch_state;</pre>
    end
  end
  default : begin
   next_state <= fetch_state;</pre>
  end
  endcase
  1
  // Single byte stack operators
  // Do not advance PC
  11
end
4'b 0011 : begin
md_ctrl <= fetch_first_md;
  ma_ctrl <= letch_lifete_m
acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;
pc_ctrl <= latch_accb;</pre>
  case(op_code[3:0])
  4'b 0000 : begin
    // tsx
    left_ctrl <= sp_left;</pre>
    right_ctrl <= plus_one_right;</pre>
    alu_ctrl <= alu_add16;</pre>
    cc_ctrl <= latch_cc;
ix_ctrl <= load_ix;</pre>
    sp_ctrl <= latch_sp;</pre>
```

```
next_state <= fetch_state;</pre>
end
4'b 0001 : begin
  // ins
  left_ctrl <= sp_left;</pre>
  right_ctrl <= plus_one_right;
  alu_ctrl <= alu_add16;</pre>
  cc_ctrl <= latch_cc;
  ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= load_sp;</pre>
  next_state <= fetch_state;</pre>
end
4'b 0010 : begin
  // pula
  left_ctrl <= sp_left;</pre>
  right_ctrl <= plus_one_right;
  alu_ctrl <= alu_add16;
  cc_ctrl <= latch_cc;</pre>
  ix_ctrl <= latch_ix;
sp_ctrl <= load_sp;</pre>
  next_state <= pula_state;</pre>
end
4'b 0011 : begin
  // pulb
  left_ctrl <= sp_left;
right_ctrl <= plus_one_right;</pre>
  alu_ctrl <= alu_add16;</pre>
  cc_ctrl <= latch_cc;
  ix_ctrl <= latch_ix;
sp_ctrl <= load_sp;</pre>
  next_state <= pulb_state;</pre>
end
4'b 0100 : begin
  // des
// decrement sp
  left_ctrl <= sp_left;</pre>
  right_ctrl <= plus_one_right;
  alu_ctrl <= alu_sub16;</pre>
  cc_ctrl <= latch_cc;
  ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= load_sp;</pre>
  next_state <= fetch_state;</pre>
end
4'b 0101 : begin
  // txs
  left_ctrl <= ix_left;</pre>
  right_ctrl <= plus_one_right;</pre>
  alu_ctrl <= alu_sub16;
  cc_ctrl <= latch_cc;
  ix_ctrl <= latch_ix;
sp_ctrl <= load_sp;</pre>
  next_state <= fetch_state;</pre>
end
4'b 0110 : begin
  // psha
  left_ctrl <= sp_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_nop;</pre>
  cc_ctrl <= latch_cc;
  ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
  next_state <= psha_state;</pre>
end
4'b 0111 : begin
  // pshb
  left_ctrl <= sp_left;</pre>
  right_ctrl <= zero_right;</pre>
  alu_ctrl <= alu_nop;</pre>
  cc_ctrl <= latch_cc;
  ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= latch_sp;</pre>
  next_state <= pshb_state;</pre>
end
4'b 1000 : begin
  // pulx
  left_ctrl <= sp_left;</pre>
  right_ctrl <= plus_one_right;</pre>
  alu_ctrl <= alu_add16;</pre>
  cc_ctrl <= latch_cc;
ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= load_sp;</pre>
  next_state <= pulx_hi_state;</pre>
end
4'b 1001 : begin
  // rts
  left_ctrl <= sp_left;</pre>
  right_ctrl <= plus_one_right;</pre>
  alu_ctrl <= alu_add16;</pre>
  cc_ctrl <= latch_cc;
ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= load_sp;</pre>
```

```
Page 27
```

```
next_state <= rts_hi_state;</pre>
  end
  4'b 1010 : begin
     // abx
     left_ctrl <= ix_left;</pre>
     right_ctrl <= accb_right;
     alu_ctrl <= alu_add16;</pre>
     cc_ctrl <= latch_cc;
     ix_ctrl <= load_ix;</pre>
     sp_ctrl <= latch_sp;</pre>
     next_state <= fetch_state;</pre>
  end
   4'b 1011 : begin
     // rti
     left_ctrl <= sp_left;</pre>
     right_ctrl <= plus_one_right;
     alu_ctrl <= alu_add16;
     cc_ctrl <= latch_cc;</pre>
    ix_ctrl <= latch_ix;
sp_ctrl <= load_sp;</pre>
     next_state <= rti_cc_state;</pre>
  end
  4'b 1100 : begin
// pshx
    left_ctrl <= sp_left;
right_ctrl <= zero_right;</pre>
     alu_ctrl <= alu_nop;</pre>
     cc_ctrl <= latch_cc;
    ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
     next_state <= pshx_lo_state;</pre>
  end
  4'b 1101 : begin
// mul
     left_ctrl <= acca_left;</pre>
     right_ctrl <= accb_right;
     alu_ctrl <= alu_add16;</pre>
     cc_ctrl <= latch_cc;
     ix_ctrl <= latch_ix;</pre>
     sp_ctrl <= latch_sp;</pre>
     next_state <= mul_state;</pre>
  end
  4'b 1110 : begin
     // wai
     left_ctrl <= sp_left;</pre>
     right_ctrl <= zero_right;
     alu_ctrl <= alu_nop;
     cc_ctrl <= latch_cc;
     ix_ctrl <= latch_ix;</pre>
     sp_ctrl <= latch_sp;</pre>
     next_state <= int_pcl_state;</pre>
  end
  4'b 1111 : begin
     // swi
     left_ctrl <= sp_left;</pre>
    right_ctrl <= zero_right;
alu_ctrl <= alu_nop;</pre>
     cc_ctrl <= latch_cc;
     ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
    next_state <= int_pcl_state;</pre>
  end
  default : begin
     left_ctrl <= sp_left;</pre>
     right_ctrl <= zero_right;</pre>
     alu_ctrl <= alu_nop;</pre>
     cc_ctrl <= latch_cc;
     ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
    next_state <= fetch_state;</pre>
  end
  endcase
  11
  // Accumulator A Single operand
  // source = Acc A dest = Acc A
  // Do not advance PC
  11
end
4'b 0100 : begin
  // acca single op
  md_ctrl <= fetch_first_md;</pre>
  accb_ctrl <= latch_accb;
pc_ctrl <= latch_pc;
ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= latch_sp;
left_ctrl <= acca_left;</pre>
  case(op_code[3:0])
  4'b 0000 : begin
    // neg
     right_ctrl <= zero_right;
     alu_ctrl <= alu_neg;</pre>
```

```
Page 28
```

```
acca_ctrl <= load_acca;</pre>
  cc_ctrl <= load_cc;
end
4'b 0011 : begin
  // com
  right_ctrl <= zero_right;
  alu_ctrl <= alu_com;</pre>
  acca_ctrl <= load_acca;</pre>
  cc_ctrl <= load_cc;
end
4'b 0100 : begin
  // lsr
  right_ctrl <= zero_right;
  alu_ctrl <= alu_lsr8;</pre>
  acca_ctrl <= load_acca;</pre>
  cc_ctrl <= load_cc;
end
4'b 0110 : begin
  // ror
  right_ctrl <= zero_right;
  alu_ctrl <= alu_ror8;</pre>
  acca_ctrl <= load_acca;</pre>
  cc_ctrl <= load_cc;</pre>
end
4'b 0111 : begin
 // asr
  right_ctrl <= zero_right;</pre>
  alu_ctrl <= alu_asr8;</pre>
  acca_ctrl <= load_acca;</pre>
  cc_ctrl <= load_cc;</pre>
end
4'b 1000 : begin
// asl
  right_ctrl <= zero_right;
  alu_ctrl <= alu_asl8;</pre>
  acca_ctrl <= load_acca;</pre>
  cc_ctrl <= load_cc;</pre>
end
4'b 1001 : begin
  // rol
  right_ctrl <= zero_right;
  alu_ctrl <= alu_rol8;
  acca_ctrl <= load_acca;</pre>
  cc_ctrl <= load_cc;
end
4'b 1010 : begin
 // dec
  right_ctrl <= plus_one_right;
  alu_ctrl <= alu_dec;
acca_ctrl <= load_acca;</pre>
  cc_ctrl <= load_cc;
end
4'b 1011 : begin
  // undefined
  right_ctrl <= zero_right;
  alu_ctrl <= alu_nop;
acca_ctrl <= latch_acca;</pre>
  cc_ctrl <= latch_cc;</pre>
end
4'b 1100 : begin
// inc
  right_ctrl <= plus_one_right;</pre>
  alu_ctrl <= alu_inc;</pre>
  acca_ctrl <= load_acca;</pre>
  cc_ctrl <= load_cc;
end
4'b 1101 : begin
// tst
  right_ctrl <= zero_right;
  alu_ctrl <= alu_st8;
  acca_ctrl <= latch_acca;</pre>
  cc_ctrl <= load_cc;</pre>
end
4'b 1110 : begin
  // jmp
  right_ctrl <= zero_right;
  alu_ctrl <= alu_nop;</pre>
  acca_ctrl <= latch_acca;</pre>
  cc_ctrl <= latch_cc;
end
4'b 1111 : begin
// clr
  right_ctrl <= zero_right;</pre>
  alu_ctrl <= alu_clr;</pre>
  acca_ctrl <= load_acca;</pre>
  cc_ctrl <= load_cc;
end
default : begin
  right_ctrl <= zero_right;
alu_ctrl <= alu_nop;</pre>
  acca_ctrl <= latch_acca;</pre>
```

cc_ctrl <= latch_cc; end endcase next_state <= fetch_state;</pre> 11 // single operand acc b
// Do not advance PC 11 end 4'b 0101 : begin md_ctrl <= fetch_first_md;</pre> acca_ctrl <= latch_acca;</pre> pc_ctrl <= latch_pc;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> left_ctrl <= accb_left;</pre> case(op_code[3:0]) 4'b 0000 : begin // neg right_ctrl <= zero_right; alu_ctrl <= alu_neg; accb_ctrl <= load_accb;</pre> cc_ctrl <= load_cc; end 4'b 0011 : begin // com right_ctrl <= zero_right;</pre> alu_ctrl <= alu_com;</pre> accb_ctrl <= load_accb;</pre> cc_ctrl <= load_cc;</pre> end 4'b 0100 : begin // lsr right_ctrl <= zero_right; alu_ctrl <= alu_lsr8;</pre> accb_ctrl <= load_accb;</pre> cc_ctrl <= load_cc;</pre> end 4'b 0110 : begin // ror right_ctrl <= zero_right; alu_ctrl <= alu_ror8; accb_ctrl <= load_accb;</pre> cc_ctrl <= load_cc; end 4'b 0111 : begin // asr right_ctrl <= zero_right;</pre> alu_ctrl <= alu_asr8; accb_ctrl <= load_accb;</pre> cc_ctrl <= load_cc; end 4'b 1000 : begin // asl right_ctrl <= zero_right;</pre> alu_ctrl <= alu_asl8; accb_ctrl <= load_accb;</pre> cc_ctrl <= load_cc;</pre> end 4'b 1001 : begin // rol right_ctrl <= zero_right; alu_ctrl <= alu_rol8;</pre> accb_ctrl <= load_accb;</pre> cc_ctrl <= load_cc; end 4'b 1010 : **begin** // dec right_ctrl <= plus_one_right; alu_ctrl <= alu_dec; accb_ctrl <= load_accb;</pre> cc_ctrl <= load_cc; end 4'b 1011 : begin // undefined right_ctrl <= zero_right;</pre> alu_ctrl <= alu_nop; accb_ctrl <= latch_accb;</pre> cc_ctrl <= latch_cc; end 4'b 1100 : begin // inc right_ctrl <= plus_one_right;</pre> alu_ctrl <= alu_inc;</pre> accb_ctrl <= load_accb;</pre> cc_ctrl <= load_cc; end 4'b 1101 : begin // tst right_ctrl <= zero_right; alu_ctrl <= alu_st8;</pre>

accb_ctrl <= latch_accb;</pre>

cc_ctrl <= load_cc;</pre> end 4'b 1110 : **begin** // jmp right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> accb_ctrl <= latch_accb;</pre> cc_ctrl <= latch_cc; end 4'b 1111 : begin // clr right_ctrl <= zero_right; alu_ctrl <= alu_clr;</pre> accb_ctrl <= load_accb;</pre> cc_ctrl <= load_cc; end default : begin right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> accb_ctrl <= latch_accb;</pre> cc_ctrl <= latch_cc; end endcase next_state <= fetch_state;</pre> 11 // Single operand indexed // Two byte instruction so advance PC // EA should hold index offset 11 end 4'b 0110 : **begin** // indexed single op md_ctrl <= fetch_first_md;</pre> acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> // increment the pc left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop; cc_ctrl <= latch_cc; pc_ctrl <= inc_pc;</pre> next_state <= indexed_state;</pre> // Single operand extended addressing // three byte instruction so advance the PC // Low order EA holds high order address 11 end 4'b 0111 : begin // extended single op md_ctrl <= fetch_first_md;</pre> acca_ctrl <= latch_acca; accb_ctrl <= latch_accb; ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> // increment the pc left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; pc_ctrl <= inc_pc;</pre> next_state <= extended_state;</pre> end 4'b 1000 : begin // acca immediate md_ctrl <= fetch_first_md;</pre> acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> increment the pc left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; pc_ctrl <= inc_pc;</pre> // subdd # // cpx # // lds # // bsr case(op_code[3:0])
4'b 0011,4'b 1100,4'b 1110 : begin next_state <= immediate16_state;</pre> end 4'b 1101 : **begin** next_state <= bsr_state;</pre> end default : begin

end endcase // acca direct end 4'b 1001 : begin acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> // increment the pc pc_ctrl <= inc_pc;</pre> // staa direct case(op_code[3:0] 4'b 0111 : begin left_ctrl <= acca_left;</pre> right_ctrl <= zero_right;</pre> alu_ctrl <= alu_st8;</pre> cc_ctrl <= latch_cc; md_ctrl <= load_md;</pre> next_state <= write8_state;</pre> // sts direct end 4'b 1111 : begin left_ctrl <= sp_left; right_ctrl <= zero_right;</pre> alu_ctrl <= alu_st16;</pre> cd_ctrl <= latch_cc; md_ctrl <= load_md;</pre> next_state <= write16_state;</pre> // jsr direct end 4'b 1101 : **begin** left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; md_ctrl <= fetch_first_md;</pre> next_state <= jsr_state;</pre> end default : begin left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; md_ctrl <= fetch_first_md;</pre> next_state <= read8_state;</pre> end endcase // acca indexed end 4'b 1010 : **begin** md_ctrl <= fetch_first_md; acca_ctrl <= latch_acca; accb_ctrl <= latch_acca; ix_ctrl <= latch_accb; ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> // increment the pc left_ctrl <= acca_left;</pre> right_ctrl <= zero_right;</pre> alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; pc_ctrl <= inc_pc;</pre> next_state <= indexed_state;</pre> // acca extended end 4'b 1011 : begin md_ctrl <= fetch_first_md;</pre> acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> // increment the pc left_ctrl <= acca_left;</pre> right_ctrl <= zero_right;</pre> alu_ctrl <= alu_nop; cc_ctrl <= latch_cc; pc_ctrl <= inc_pc;</pre> next_state <= extended_state;</pre> // accb immediate end 4'b 1100 : **begin** md_ctrl <= fetch_first_md; acca_ctrl <= latch_acca; accb_ctrl <= latch_acca; ix_ctrl <= latch_accb; ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> // increment the pc left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre>

next_state <= fetch_state;</pre>

cc_ctrl <= latch_cc; pc_ctrl <= inc_pc;</pre> // addd # // ldd # // ldx # case(op_code[3:0])
4'b 0011,4'b 1100,4'b 1110 : begin next_state <= immediate16_state;</pre> end default : begin next_state <= fetch_state;</pre> end endcase // accb direct end 4'b 1101 : begin acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> // increment the pc pc_ctrl <= inc_pc;</pre> // stab direct case(op_code[3:0]) 4'b 0111 : begin left_ctrl <= accb_left;</pre> right_ctrl <= zero_right;</pre> alu_ctrl <= alu_st8;</pre> cc_ctrl <= latch_cc; md_ctrl <= load_md;</pre> next_state <= write8_state;</pre> // std direct end 4'b 1101 : begin left_ctrl <= accd_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_st16;</pre> cc_ctrl <= latch_cc; md_ctrl <= load_md;</pre> next_state <= write16_state;</pre> // stx direct end 4'b 1111 : begin left_ctrl <= ix_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_st16; cc_ctrl <= latch_cc; md_ctrl <= load_md;</pre> next_state <= write16_state;</pre> end default : begin left_ctrl <= acca_left; right_ctrl <= zero_right;</pre> alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; md_ctrl <= fetch_first_md;</pre> next_state <= read8_state;</pre> end endcase // accb indexed end 4'b 1110 : **begin** md_ctrl <= fetch_first_md;</pre> acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> increment the pc left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; pc_ctrl <= inc_pc;</pre> next_state <= indexed_state;</pre> // accb extended end 4'b 1111 : begin
md_ctrl <= fetch_first_md;</pre> acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix; sp_ctrl <= latch_sp;</pre> // increment the pc left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; pc_ctrl <= inc_pc;</pre> next_state <= extended_state;</pre> end default : begin

```
md_ctrl <= fetch_first_md;</pre>
    acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
    ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
       idle the pc
    left_ctrl <= acca_left;</pre>
     right_ctrl <= zero_right;
     alu_ctrl <= alu_nop;</pre>
    cc_ctrl <= latch_cc;
pc_ctrl <= latch_pc;</pre>
    next_state <= fetch_state;</pre>
  end
  endcase
end
immediate16_state : begin
  acca_ctrl <= latch_acca;</pre>
  accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= latch_sp;</pre>
  op_ctrl <= latch_op;</pre>
  iv_ctrl <= latch_iv;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  ea_ctrl <= latch_ea;</pre>
  // increment pc
  left_ctrl <= acca_left;</pre>
  right_ctrl <= zero_right;
alu_ctrl <= alu_nop;</pre>
  cc_ctrl <= latch_cc;
  pc_ctrl <= inc_pc;</pre>
  // fetch next immediate byte
  md_ctrl <= fetch_next_md;</pre>
  addr_ctrl <= fetch_ad;</pre>
  dout_ctrl <= md_lo_dout;</pre>
  next_state <= fetch_state;</pre>
  11
  // ea holds 8 bit index offet
  // calculate the effective memory address
  // using the alu
  11
end
indexed_state : begin
  acca_ctrl <= latch_acca;</pre>
  accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= latch_sp;</pre>
  pc_ctrl <= latch_pc;
  iv_ctrl <= latch_iv;</pre>
  op_ctrl <= latch_op;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  // calculate effective address from index reg
// index offest is not sign extended
  ea_ctrl <= add_ix_ea;</pre>
  // idle the bus
  addr_ctrl <= idle_ad;</pre>
  dout_ctrl <= md_lo_dout;</pre>
  // work out next state
  // single op indexed
  case(op_code[7:4]
    'b 0110 : begin
md_ctrl <= latch_md;</pre>
    left_ctrl <= acca_left;</pre>
     right_ctrl <= zero_right;
     alu_ctrl <= alu_nop;</pre>
     cc_ctrl <= latch_cc;
     // undefined
     // jmp
// acca indexed
     case(op_code[3:0]
                           )
     4'b 1011 : begin
      next_state <= fetch_state;</pre>
     end
     4'b 1110 : begin
       next_state <= jmp_state;</pre>
     end
    default : begin
      next_state <= read8_state;</pre>
     end
    endcase
     // staa
     // jsr
// sts
  end
  4'b 1010 : begin
     case(op_code[3:0] )
     4'b 0111 : begin
       left_ctrl <= acca_left;</pre>
       right_ctrl <= zero_right;
       alu_ctrl <= alu_st8;</pre>
       cc_ctrl <= latch_cc;
```

md_ctrl <= load_md;</pre>

```
next_state <= write8_state;</pre>
    end
     4'b 1101 : begin
       left_ctrl <= acca_left;</pre>
       right_ctrl <= zero_right;
       alu_ctrl <= alu_nop;</pre>
       cc_ctrl <= latch_cc;</pre>
       md_ctrl <= latch_md;</pre>
       next_state <= jsr_state;</pre>
     end
     4'b 1111 : begin
       left_ctrl <= sp_left;</pre>
       right_ctrl <= zero_right;</pre>
       alu_ctrl <= alu_st16;</pre>
       cc_ctrl <= latch_cc;
md_ctrl <= load_md;</pre>
       next_state <= write16_state;</pre>
    end
    default : begin
       left_ctrl <= acca_left;</pre>
       right_ctrl <= zero_right;</pre>
       alu_ctrl <= alu_nop;</pre>
       cc_ctrl <= latch_cc;
md_ctrl <= latch_md;</pre>
       next_state <= read8_state;</pre>
    end
    endcase
    // accb indexed
// stab direct
// std direct
     // stx direct
  end
  4'b 1110 : begin
     case(op_code[3:0] )
      'b 0111 : begin
       left_ctrl <= accb_left;</pre>
       right_ctrl <= zero_right;
       alu_ctrl <= alu_st8;</pre>
       cc_ctrl <= latch_cc;
       md_ctrl <= load_md;</pre>
       next_state <= write8_state;</pre>
     end
     4'b 1101 : begin
       left_ctrl <= accd_left;</pre>
       right_ctrl <= zero_right;
       alu_ctrl <= alu_st16;
       cc_ctrl <= latch_cc;
md_ctrl <= load_md;</pre>
       next_state <= write16_state;</pre>
    end
     4'b 1111 : begin
       left_ctrl <= ix_left;
right_ctrl <= zero_right;</pre>
       alu_ctrl <= alu_st16;</pre>
       cc_ctrl <= latch_cc;
md_ctrl <= load_md;</pre>
       next_state <= write16_state;</pre>
    end
     default : begin
       left_ctrl <= acca_left;
right_ctrl <= zero_right;</pre>
       alu_ctrl <= alu_nop;</pre>
       cc_ctrl <= latch_cc;
       md_ctrl <= latch_md;</pre>
       next_state <= read8_state;</pre>
     end
    endcase
  end
  default : begin
    md_ctrl <= latch_md;</pre>
     left_ctrl <= acca_left;</pre>
    right_ctrl <= zero_right;
    alu_ctrl <= alu_nop;
    cc_ctrl <= latch_cc;
    next_state <= fetch_state;</pre>
  end
  endcase
  //
// ea holds the low byte of the absolute address
  // Move ea low byte into ea high byte
  // load new ea low byte to for absolute 16 bit address
  // advance the program counter
  11
end
extended_state : begin
  // fetch ea low byte
  acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
```

iv_ctrl <= latch_iv;</pre>

```
Page 35
```

```
op_ctrl <= latch_op;
nmi_ctrl <= latch_nmi;</pre>
// increment pc
pc_ctrl <= inc_pc;</pre>
// fetch next effective address bytes
ea_ctrl <= fetch_next_ea;</pre>
addr_ctrl <= fetch_ad;</pre>
dout_ctrl <= md_lo_dout;</pre>
// work out the next state
// single op extended
// undefined
// jmp
case(op_code[7:4] )
4'b 0111 : begin
md_ctrl <= latch_md;</pre>
  left_ctrl <= acca_left;</pre>
  right_ctrl <= zero_right;</pre>
  alu_ctrl <= alu_nop;</pre>
  cc_ctrl <= latch_cc;
  case(op_code[3:0]
  4'b 1011 : begin
    next_state <= fetch_state;</pre>
  end
  4'b 1110 : begin
    next_state <= jmp_state;</pre>
  end
  default : begin
    next_state <= read8_state;</pre>
  end
  endcase
  // acca extended
// staa
  // jsr
// sts
end
4'b 1011 : begin
  case(op_code[3:0] )
     b 0111 : begin
     left_ctrl <= acca_left;</pre>
     right_ctrl <= zero_right;</pre>
     alu_ctrl <= alu_st8;</pre>
     cc_ctrl <= latch_cc;
     md_ctrl <= load_md;</pre>
     next_state <= write8_state;</pre>
  end
       1101 : begin
     left_ctrl <= acca_left;</pre>
     right_ctrl <= zero_right;
     alu_ctrl <= alu_nop;
    cc_ctrl <= latch_cc;
md_ctrl <= latch_md;</pre>
     next_state <= jsr_state;</pre>
  end
  4'b 1111 : begin
    left_ctrl <= sp_left;
right_ctrl <= zero_right;
alu_ctrl <= alu_st16;</pre>
     cc_ctrl <= latch_cc;</pre>
     md_ctrl <= load_md;</pre>
     next_state <= write16_state;</pre>
  end
  default : begin
     left_ctrl <= acca_left;</pre>
     right_ctrl <= zero_right;
     alu_ctrl <= alu_nop;</pre>
     cc_ctrl <= latch_cc;
     md_ctrl <= latch_md;</pre>
     next_state <= read8_state;</pre>
  end
  endcase
  // accb extended
// stab
  // std
// stx
end
4'b 1111 : begin
  case(op_code[3:0] )
  4'b 0111 : begin
     left_ctrl <= accb_left;</pre>
     right_ctrl <= zero_right;</pre>
     alu_ctrl <= alu_st8;
cc_ctrl <= latch_cc;
md_ctrl <= load_md;</pre>
     next_state <= write8_state;</pre>
  end
    'b 1101 : begin
     left_ctrl <= accd_left;</pre>
     right_ctrl <= zero_right;
     alu_ctrl <= alu_st16;</pre>
     cc_ctrl <= latch_cc;
     md_ctrl <= load_md;</pre>
```

next_state <= write16_state;</pre>

```
end
    4'b 1111 : begin
      left_ctrl <= ix_left;</pre>
       right_ctrl <= zero_right;
       alu_ctrl <= alu_st16;</pre>
       cc_ctrl <= latch_cc;
       md_ctrl <= load_md;</pre>
       next_state <= write16_state;</pre>
    end
    default : begin
      left_ctrl <= acca_left;</pre>
       right_ctrl <= zero_right;
       alu_ctrl <= alu_nop;</pre>
      cc_ctrl <= latch_cc;
md_ctrl <= latch_md;</pre>
      next_state <= read8_state;</pre>
    end
    endcase
  end
  default : begin
    md_ctrl <= latch_md;
left_ctrl <= acca_left;</pre>
    right_ctrl <= zero_right;</pre>
    alu_ctrl <= alu_nop;</pre>
    cc_ctrl <= latch_cc;
    next_state <= fetch_state;</pre>
  end
  endcase
  11
  // here if ea holds low byte (direct page)
  // can enter here from extended addressing
  // read memory location
  // note that reads may be 8 or 16 bits
  11
end
read8_state : begin
  // read data
  acca_ctrl <= latch_acca;</pre>
  accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= latch_sp;</pre>
  pc_ctrl <= latch_pc;</pre>
  iv_ctrl <= latch_iv;
  op_ctrl <= latch_op;
  nmi_ctrl <= latch_nmi;
  11
  addr_ctrl <= read_ad;</pre>
  dout_ctrl <= md_lo_dout;</pre>
  // single operand
// acca
  case(op_code[7:4] )
4'b 0110,4'b 0111 : begin
    left_ctrl <= acca_left;</pre>
    right_ctrl <= zero_right;
    alu_ctrl <= alu_nop;</pre>
    cc_ctrl <= latch_cc;
    md_ctrl <= fetch_first_md;</pre>
    ea_ctrl <= latch_ea;</pre>
    next_state <= execute_state;</pre>
    // subd
// lds
// cpx
  end
   'b 1001,4'b 1010,4'b 1011 : begin
    case(op_code[3:0])
         0011,4'b 1110,4'b 1100 : begin
    4'k
       left_ctrl <= acca_left;</pre>
       right_ctrl <= zero_right;
       alu_ctrl <= alu_nop;
       cc_ctrl <= latch_cc;
       md_ctrl <= fetch_first_md;</pre>
       // increment the effective address in case of 16 bit load
       ea_ctrl <= inc_ea;</pre>
       next_state <= read16_state;</pre>
    end
    default : begin
      left_ctrl <= acca_left;</pre>
       right_ctrl <= zero_right;</pre>
       alu_ctrl <= alu_nop;</pre>
       cc_ctrl <= latch_cc;
      md_ctrl <= fetch_first_md;</pre>
       ea_ctrl <= latch_ea;</pre>
      next_state <= fetch_state;</pre>
    end
    endcase
    // accb
// addd
    // ldd
// ldx
  end
```

4'b 1101,4'b 1110,4'b 1111 : **begin**

case(op_code[3:0])
4'b 0011,4'b 1100,4'b 1110 : begin left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc;</pre> md_ctrl <= fetch_first_md;</pre> // increment the effective address in case of 16 bit load ea_ctrl <= inc_ea;</pre> next_state <= read16_state;</pre> end default : begin left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop; cc_ctrl <= latch_cc; md_ctrl <= fetch_first_md; ea_ctrl <= latch_ea;</pre> next_state <= execute_state;</pre> end endcase end default : begin left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; md_ctrl <= fetch_first_md; ea_ctrl <= latch_ea;</pre> next_state <= fetch_state;</pre> end endcase // read second data byte from ea
// default end read16_state : begin acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> iv_ctrl <= latch_iv; op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi; left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop; cc_ctrl <= latch_cc; // idle the effective address ea_ctrl <= latch_ea;</pre> // read the low byte of the 16 bit data md_ctrl <= fetch_next_md;</pre> addr_ctrl <= read_ad; dout_ctrl <= md_lo_dout;</pre> next_state <= fetch_state;</pre> 11 // 16 bit Write state // write high byte of ALU output.
// EA hold address of memory to write to // Advance the effective address in ALU 11 end write16_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc; md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> // increment the effective address left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop; cc_ctrl <= latch_cc; ea_ctrl <= inc_ea;</pre> // write the ALU hi byte to ea addr_ctrl <= write_ad; dout_ctrl <= md_hi_dout;</pre> next_state <= write8_state;</pre> // 8 bit write // Write low 8 bits of ALU output 11 end write8_state : begin // default registers

acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> idle the ALU left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; write ALU low byte output 11 addr_ctrl <= write_ad;</pre> dout_ctrl <= md_lo_dout;</pre> next_state <= fetch_state;</pre> end jmp_state : begin acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv; op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // load PC with effective address left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; pc_ctrl <= load_ea_pc;</pre> // idle the bus addr_ctrl <= idle_ad;</pre> dout_ctrl <= md_lo_dout;</pre> next_state <= fetch_state;</pre> end jsr_state : begin // JSR acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_sub16;</pre> cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre> write pc low addr_ctrl <= push_ad;</pre> dout_ctrl <= pc_lo_dout;</pre> next_state <= jsr1_state;</pre> end jsr1_state : begin // JSR acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi; ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right;</pre> alu_ctrl <= alu_sub16; cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre> // write pc hi addr_ctrl <= push_ad; dout_ctrl <= pc_hi_dout;</pre> next_state <= jmp_state;</pre> end branch_state : begin // Bcc
// default registers acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre>

```
Page 39
```

ix_ctrl <= latch_ix; sp_ctrl <= latch_sp; md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // calculate signed branch left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; pc_ctrl <= add_ea_pc;</pre> // idle the bus addr_ctrl <= idle_ad;</pre> dout_ctrl <= md_lo_dout;</pre> next_state <= fetch_state;</pre> end bsr_state : begin // BSR // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb; ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv; op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right;</pre> alu_ctrl <= alu_sub16;</pre> cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre> write pc low addr_ctrl <= push_ad; dout_ctrl <= pc_lo_dout;</pre> next_state <= bsr1_state;</pre> end bsr1_state : begin // BSR
// default registers acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_sub16;</pre> cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre> 'write pc hi addr_ctrl <= push_ad;</pre> dout_ctrl <= pc_hi_dout;</pre> next_state <= branch_state;</pre> end rts_hi_state : begin // RTS // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op; nmi_ctrl <= latch_nmi; ea_ctrl <= latch_ea;</pre> // increment the sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right;</pre> alu_ctrl <= alu_add16; cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre> // read pc hi pc_ctrl <= pull_hi_pc;</pre> addr_ctrl <= pull_ad; dout_ctrl <= pc_hi_dout;</pre> next_state <= rts_lo_state;</pre> end rts_lo_state : begin // RTS1 // default

acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> idle the ALU left_ctrl <= acca_left;</pre> right_ctrl <= zero_right;</pre> alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; // read pc low
pc_ctrl <= pull_lo_pc;</pre> addr_ctrl <= pull_ad;</pre> dout_ctrl <= pc_lo_dout;</pre> next_state <= fetch_state;</pre> end mul_state : begin // default acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // move acca to md left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_st16;</pre> cc_ctrl <= latch_cc; md_ctrl <= load_md;</pre> idle bus addr_ctrl <= idle_ad;</pre> dout_ctrl <= md_lo_dout;</pre> next_state <= mulea_state;</pre> end mulea_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc; iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> md_ctrl <= latch_md;</pre> // idle ALU left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; // move accb to ea ea_ctrl <= load_accb_ea;</pre> // idle bus addr_ctrl <= idle_ad; dout_ctrl <= md_lo_dout;</pre> next_state <= muld_state;</pre> end muld_state : begin // default ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> iv_ctrl <= latch_iv; op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> md_ctrl <= latch_md;</pre> // clear accd left_ctrl <= acca_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_ld8; cc_ctrl <= latch_cc; acca_ctrl <= load_hi_acca; accb_ctrl <= load_accb;</pre> // idle bus addr_ctrl <= idle_ad;</pre> dout_ctrl <= md_lo_dout;</pre> next_state <= mul0_state;</pre> end mul0_state : begin // default ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre>

cpu01alt.v

pc_ctrl <= latch_pc; iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // if bit 0 of ea set, add accd to md left_ctrl <= accd_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_add16;</pre> if(ea[0] == 1'b1) begin
 cc_ctrl <= load_cc;</pre> acca_ctrl <= load_hi_acca;</pre> accb_ctrl <= load_accb;</pre> end else begin cc_ctrl <= latch_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> end md_ctrl <= shiftl_md;</pre> // idle bus addr_ctrl <= idle_ad; dout_ctrl <= md_lo_dout; next_state <= mull_state;</pre> end mul1_state : begin // default ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // if bit 1 of ea set, add accd to md left_ctrl <= accd_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_add16;</pre> if(ea[1] == 1'b1) begin
cc_ctrl <= load_cc;</pre> acca_ctrl <= load_hi_acca;</pre> accb_ctrl <= load_accb;</pre> end else begin cc_ctrl <= latch_cc;</pre> acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> end md_ctrl <= shiftl_md;</pre> // idle bus addr_ctrl <= idle_ad; dout_ctrl <= md_lo_dout; next_state <= mul2_state;</pre> end mul2_state : begin // default ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc; iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // if bit 2 of ea set, add accd to md left_ctrl <= accd_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_add16; if(ea[2] == 1'b1) begin
cc_ctrl <= load_cc;</pre> acca_ctrl <= load_hi_acca;</pre> accb_ctrl <= load_accb;</pre> end else begin cc_ctrl <= latch_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> end md_ctrl <= shiftl_md;</pre> // idle bus addr_ctrl <= idle_ad;</pre> dout_ctrl <= md_lo_dout; next_state <= mul3_state;</pre> end mul3_state : begin // default ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> iv_ctrl <= latch_iv; op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre>

ea_ctrl <= latch_ea;</pre>

// if bit 3 of ea set, add accd to md left_ctrl <= accd_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_add16;</pre> if(ea[3] == 1'b1) begin
cc_ctrl <= load_cc;</pre> acca_ctrl <= load_hi_acca;</pre> accb_ctrl <= load_accb;</pre> end else begin cc_ctrl <= latch_cc;</pre> acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> end md_ctrl <= shiftl_md;</pre> // idle bus addr_ctrl <= idle_ad; dout_ctrl <= md_lo_dout;</pre> next_state <= mul4_state;</pre> end mul4_state : begin // default
ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> iv_ctrl <= latch_iv; op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // if bit 4 of ea set, add accd to md left_ctrl <= accd_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_add16;</pre> if(ea[4] == 1'b1) begin
cc_ctrl <= load_cc;</pre> acca_ctrl <= load_hi_acca; accb_ctrl <= load_accb;</pre> end else begin cc_ctrl <= latch_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> end md_ctrl <= shiftl_md;</pre> idle bus addr_ctrl <= idle_ad;</pre> dout_ctrl <= md_lo_dout;</pre> next_state <= mul5_state;</pre> end mul5_state : begin // default ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> iv_ctrl <= latch_iv; op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // if bit 5 of ea set, add accd to md left_ctrl <= accd_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_add16;</pre> if(ea[5] == 1'b1) begin
 cc_ctrl <= load_cc;</pre> acca_ctrl <= load_hi_acca;</pre> accb_ctrl <= load_accb;</pre> end else begin cc_ctrl <= latch_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> end md_ctrl <= shiftl_md;</pre> // idle bus addr_ctrl <= idle_ad;</pre> dout_ctrl <= md_lo_dout;</pre> next_state <= mul6_state;</pre> end mul6_state : begin // default ix ctrl <= latch ix; sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> iv_ctrl <= latch_iv; op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // if bit 6 of ea set, add accd to md
left_ctrl <= accd_left;</pre> right_ctrl <= md_right;

```
Page 43
```

```
alu_ctrl <= alu_add16;
if(ea[6] == 1'b1) begin
  cc_ctrl <= load_cc;</pre>
     acca_ctrl <= load_hi_acca;</pre>
     accb_ctrl <= load_accb;</pre>
   end
   else begin
     cc_ctrl <= latch_cc;
     acca_ctrl <= latch_acca;</pre>
     accb_ctrl <= latch_accb;</pre>
   end
  md_ctrl <= shiftl_md;</pre>
       idle bus
  addr_ctrl <= idle_ad;
dout_ctrl <= md_lo_dout;</pre>
  next_state <= mul7_state;</pre>
end
mul7_state : begin
   // default
   ix_ctrl <= latch_ix;</pre>
   sp_ctrl <= latch_sp;</pre>
  pc_ctrl <= latch_pc;</pre>
  iv_ctrl <= latch_iv;
op_ctrl <= latch_op;
nmi_ctrl <= latch_nmi;</pre>
   ea_ctrl <= latch_ea;</pre>
  // if bit 7 of ea set, add accd to md
left_ctrl <= accd_left;</pre>
   right_ctrl <= md_right;
   alu_ctrl <= alu_add16;
if(ea[7] == 1'b1) begin
    cc_ctrl <= load_cc;</pre>
     acca_ctrl <= load_hi_acca;</pre>
     accb_ctrl <= load_accb;</pre>
   end
   else begin
     cc_ctrl <= latch_cc;
     acca_ctrl <= latch_acca;</pre>
     accb_ctrl <= latch_accb;</pre>
   end
  md_ctrl <= shiftl_md;</pre>
       idle bus
   addr_ctrl <= idle_ad;</pre>
   dout_ctrl <= md_lo_dout;</pre>
  next_state <= fetch_state;</pre>
end
execute_state : begin
   // execute single operand instruction
// default
   op_ctrl <= latch_op;</pre>
   nmi_ctrl <= latch_nmi;
   // indexed single op
// extended single op
   case(op_code[7:4] )
   4'b 0110,4'b 0111 : begin
     acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
     ix_ctrl <= latch_ix;</pre>
     sp_ctrl <= latch_sp;</pre>
     pc_ctrl <= latch_pc;</pre>
     iv_ctrl <= latch_iv;</pre>
     ea_ctrl <= latch_ea;</pre>
     // idle the bus
     addr_ctrl <= idle_ad;
dout_ctrl <= md_lo_dout;</pre>
     case(op_code[3:0] )
     4'b 0000 : begin
// neg
        left_ctrl <= md_left;</pre>
        right_ctrl <= zero_right;
        alu_ctrl <= alu_neg;</pre>
        cc_ctrl <= load_cc;
md_ctrl <= load_md;</pre>
        next_state <= write8_state;</pre>
     end
     4'b 0011 : begin
        // com
        left_ctrl <= md_left;</pre>
        right_ctrl <= zero_right;
        alu_ctrl <= alu_com;
        cc_ctrl <= load_cc;
md_ctrl <= load_md;</pre>
        next_state <= write8_state;</pre>
     end
     4'b 0100 : begin
        // lsr
        left_ctrl <= md_left;</pre>
        right_ctrl <= zero_right;
        alu_ctrl <= alu_lsr8;</pre>
        cc_ctrl <= load_cc;
        md_ctrl <= load_md;</pre>
```

end

4'b 0110 : begin // ror

```
cc_ctrl <= load_cc;
md_ctrl <= load_md;</pre>
  next_state <= write8_state;</pre>
end
4'b 0111 : begin
  // asr
  left_ctrl <= md_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_asr8;
  cc_ctrl <= load_cc;
  md_ctrl <= load_md;</pre>
  next_state <= write8_state;</pre>
end
4'b 1000 : begin
  // asl
  left_ctrl <= md_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_asl8;
  cc_ctrl <= load_cc;
md_ctrl <= load_md;</pre>
  next_state <= write8_state;</pre>
end
4'b 1001 : begin
  // rol
  left_ctrl <= md_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_rol8;</pre>
  cc_ctrl <= load_cc;
md_ctrl <= load_md;</pre>
  next_state <= write8_state;</pre>
end
4'b 1010 : begin
  // dec
  left_ctrl <= md_left;</pre>
  right_ctrl <= plus_one_right;
  alu_ctrl <= alu_dec;
  cc_ctrl <= load_cc;
  md_ctrl <= load_md;</pre>
  next_state <= write8_state;</pre>
end
4'b 1011 : begin
// undefined
  left_ctrl <= md_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_nop;</pre>
  cc_ctrl <= latch_cc;
  md_ctrl <= latch_md;</pre>
  next_state <= fetch_state;</pre>
end
4'b 1100 : begin
  // inc
  left_ctrl <= md_left;</pre>
  right_ctrl <= plus_one_right;</pre>
  alu_ctrl <= alu_inc;</pre>
  cc_ctrl <= load_cc;
  md_ctrl <= load_md;</pre>
  next_state <= write8_state;</pre>
end
4'b 1101 : begin
  // tst
  left_ctrl <= md_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_st8;
  cc_ctrl <= load_cc;
  md_ctrl <= latch_md;</pre>
  next_state <= fetch_state;</pre>
end
4'b 1110 : begin
  // jmp
  left_ctrl <= md_left;</pre>
  right_ctrl <= zero_right;
alu_ctrl <= alu_nop;</pre>
  cc_ctrl <= latch_cc;
md_ctrl <= latch_md;</pre>
  next_state <= fetch_state;</pre>
end
4'b 1111 : begin
  // clr
  left_ctrl <= md_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_clr;</pre>
  cc_ctrl <= load_cc;
md_ctrl <= load_md;</pre>
```

next_state <= write8_state;</pre>

next_state <= write8_state;</pre>

left_ctrl <= md_left; right_ctrl <= zero_right; alu_ctrl <= alu_ror8;</pre> end

```
Page 45
```

default : begin left_ctrl <= md_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; md_ctrl <= latch_md;</pre> next_state <= fetch_state;</pre> end endcase end default : begin left_ctrl <= accd_left;</pre> right_ctrl <= md_right; alu_ctrl <= alu_nop; cc_ctrl <= latch_cc; acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc; md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv; ea_ctrl <= latch_ea;</pre> // idle the bus addr_ctrl <= idle_ad;</pre> dout_ctrl <= md_lo_dout;</pre> next_state <= fetch_state;</pre> end endcase end psha_state : begin // default registers acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_sub16;</pre> cc_ctrl <= latch_cc; sp_ctrl <= load_sp;
// write acca</pre> addr_ctrl <= push_ad; dout_ctrl <= acca_dout;</pre> next_state <= fetch_state;</pre> end pula_state : begin // default registers acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc; md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> ______idle__sp left_ctrl <= sp_left;</pre> right_ctrl <= zero_right;</pre> alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; sp_ctrl <= latch_sp;</pre> // read acca acca_ctrl <= pull_acca;</pre> addr_ctrl <= pull_ad; dout_ctrl <= acca_dout;</pre> next_state <= fetch_state;</pre> end pshb_state : begin // default registers acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix; pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op; nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_sub16;</pre>

cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre> // write accb addr_ctrl <= push_ad; dout_ctrl <= accb_dout;</pre> next_state <= fetch_state;</pre> end pulb_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op; nmi_ctrl <= latch_nmi; ea_ctrl <= latch_ea;</pre> // idle sp left_ctrl <= sp_left;</pre> right_ctrl <= zero_right;</pre> alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; sp_ctrl <= latch_sp;</pre> // read accb accb_ctrl <= pull_accb;</pre> addr_ctrl <= pull_ad; dout_ctrl <= accb_dout;</pre> next_state <= fetch_state;</pre> end pshx_lo_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> sp_ctrl <= latch_sp;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_sub16; cc_ctrl <= latch_cc; sp_ctrl <= load_sp;
// write ix low</pre> addr_ctrl <= push_ad; dout_ctrl <= ix_lo_dout;</pre> next_state <= pshx_hi_state;</pre> end pshx_hi_state : begin // default registers acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc; md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_sub16;</pre> cc_ctrl <= latch_cc;</pre> sp_ctrl <= load_sp;</pre> write ix hi addr_ctrl <= push_ad;</pre> dout_ctrl <= ix_hi_dout;</pre> next_state <= fetch_state;</pre> end pulx_hi_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op; nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // increment sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_add16;</pre> cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre>

// pull ix hi ix_ctrl <= pull_hi_ix; addr_ctrl <= pull_ad; dout_ctrl <= ix_hi_dout;</pre> next_state <= pulx_lo_state;</pre> end pulx_lo_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // idle sp left_ctrl <= sp_left;</pre> right_ctrl <= zero_right; alu_ctrl <= alu_nop;</pre> cc_ctrl <= latch_cc; sp_ctrl <= latch_sp;</pre> // read ix low ix_ctrl <= pull_lo_ix; addr_ctrl <= pull_ad; dout_ctrl <= ix_lo_dout;</pre> next_state <= fetch_state;</pre> 11 // return from interrupt // enter here from bogus interrupts 11 end rti_state : begin // default registers acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix; pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // increment sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right;</pre> alu_ctrl <= alu_add16;</pre> sp_ctrl <= load_sp;
// idle address bus</pre> cc_ctrl <= latch_cc; addr_ctrl <= idle_ad;</pre> dout_ctrl <= cc_dout;</pre> next_state <= rti_cc_state;</pre> end rti_cc_state : begin // default registers acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix; pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // increment sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_add16;</pre> sp_ctrl <= load_sp;</pre> // read cc cc_ctrl <= pull_cc; addr_ctrl <= pull_ad; dout_ctrl <= cc_dout;</pre> next_state <= rti_accb_state;</pre> end // default registers
 acca_ctrl <= latch_acca;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // increment sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_add16;</pre> cc_ctrl <= latch_cc;</pre>

```
Page 48
```

sp_ctrl <= load_sp;</pre> // read accb accb_ctrl <= pull_accb;</pre> addr_ctrl <= pull_ad;</pre> dout_ctrl <= accb_dout;</pre> next_state <= rti_acca_state;</pre> end rti_acca_state : begin // default registers accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi; ea_ctrl <= latch_ea;</pre> // increment sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_add16; cc_ctrl <= latch_cc;</pre> sp_ctrl <= load_sp;
// read acca</pre> acca_ctrl <= pull_acca;</pre> addr_ctrl <= pull_ad;</pre> dout_ctrl <= acca_dout;</pre> next_state <= rti_ixh_state;</pre> end rti_ixh_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md; iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> increment sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_add16; cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre> // read ix hi ix_ctrl <= pull_hi_ix;</pre> addr_ctrl <= pull_ad; dout_ctrl <= ix_hi_dout;</pre> next_state <= rti_ixl_state;</pre> end rti_ixl_state : begin
 // default acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> pc_ctrl <= latch_pc; md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // increment sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_add16;</pre> cc_ctrl <= latch_cc;</pre> sp_ctrl <= load_sp;</pre> // read ix low ix_ctrl <= pull_lo_ix;</pre> addr_ctrl <= pull_ad; dout_ctrl <= ix_lo_dout;</pre> next_state <= rti_pch_state;</pre> end rti_pch_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv; op_ctrl <= latch_op; nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // increment sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_add16;</pre> cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre> // pull pc hi

```
pc_ctrl <= pull_hi_pc;
addr_ctrl <= pull_ad;
dout_ctrl <= pc_hi_dout;</pre>
  next_state <= rti_pcl_state;</pre>
end
rti_pcl_state : begin
  // default
  acca_ctrl <= latch_acca;</pre>
  accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
  md_ctrl <= latch_md;</pre>
  iv_ctrl <= latch_iv;</pre>
  op_ctrl <= latch_op;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  ea_ctrl <= latch_ea;</pre>
      idle sp
  left_ctrl <= sp_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_nop;</pre>
  cc_ctrl <= latch_cc;
  sp_ctrl <= latch_sp;</pre>
   // pull pc low
  pc_ctrl <= pull_lo_pc;
addr_ctrl <= pull_ad;
dout_ctrl <= pc_lo_dout;</pre>
  next_state <= fetch_state;</pre>
   // here on interrupt
   // iv register hold interrupt type
   11
end
int_pcl_state : begin
   // default
  acca_ctrl <= latch_acca;</pre>
  accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
  pc_ctrl <= latch_pc;</pre>
  md_ctrl <= latch_md;</pre>
  iv_ctrl <= latch_iv;</pre>
  op_ctrl <= latch_op;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  ea_ctrl <= latch_ea;</pre>
   // decrement sp
  left_ctrl <= sp_left;</pre>
  right_ctrl <= plus_one_right;
  alu_ctrl <= alu_sub16;</pre>
  cc_ctrl <= latch_cc;
  sp_ctrl <= load_sp;
// write pc low</pre>
  addr_ctrl <= push_ad;
dout_ctrl <= pc_lo_dout;</pre>
  next_state <= int_pch_state;</pre>
end
int_pch_state : begin
  // default
  acca_ctrl <= latch_acca;
accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
  pc_ctrl <= latch_pc;
md_ctrl <= latch_md;</pre>
  iv_ctrl <= latch_iv;</pre>
  op_ctrl <= latch_op;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  ea_ctrl <= latch_ea;</pre>
   // decrement sp
  left_ctrl <= sp_left;</pre>
  right_ctrl <= plus_one_right;
  alu_ctrl <= alu_sub16;</pre>
  cc_ctrl <= latch_cc;</pre>
  sp_ctrl <= load_sp;</pre>
      write pc hi
  addr_ctrl <= push_ad;
dout_ctrl <= pc_hi_dout;
next_state <= int_ixl_state;</pre>
end
int ixl state : begin
   // default
  acca_ctrl <= latch_acca;</pre>
  accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
  pc_ctrl <= latch_pc;</pre>
  md_ctrl <= latch_md;</pre>
  iv_ctrl <= latch_iv;</pre>
  op_ctrl <= latch_op;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  ea_ctrl <= latch_ea;</pre>
   // decrement sp
  left_ctrl <= sp_left;</pre>
  right_ctrl <= plus_one_right;
alu_ctrl <= alu_sub16;</pre>
  cc_ctrl <= latch_cc;</pre>
```

sp_ctrl <= load_sp;</pre>

// write ix low addr_ctrl <= push_ad;</pre> dout_ctrl <= ix_lo_dout;</pre> next_state <= int_ixh_state;</pre> end int_ixh_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi; ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_sub16; cc_ctrl <= latch_cc;</pre> sp_ctrl <= load_sp;
// write ix hi</pre> addr_ctrl <= push_ad; dout_ctrl <= ix_hi_dout;</pre> next_state <= int_acca_state;</pre> end int_acca_state : begin // default acca_ctrl <= latch_acca; accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_sub16; cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre> // write acca addr_ctrl <= push_ad;</pre> dout_ctrl <= push_ad; dout_ctrl <= acca_dout; next_state <= int_accb_state;</pre> end int_accb_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb; ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc; md_ctrl <= latch_md;</pre> iv_ctrl <= latch_iv;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_sub16;</pre> cc_ctrl <= latch_cc;</pre> sp_ctrl <= load_sp;</pre> write accb addr_ctrl <= push_ad;</pre> dout_ctrl <= accb_dout;</pre> next_state <= int_cc_state;</pre> end int_cc_state : begin // default acca_ctrl <= latch_acca;</pre> accb_ctrl <= latch_accb;</pre> ix_ctrl <= latch_ix;</pre> pc_ctrl <= latch_pc;</pre> md_ctrl <= latch_md;</pre> op_ctrl <= latch_op;</pre> nmi_ctrl <= latch_nmi;</pre> ea_ctrl <= latch_ea;</pre> // decrement sp left_ctrl <= sp_left;</pre> right_ctrl <= plus_one_right; alu_ctrl <= alu_sub16;</pre> cc_ctrl <= latch_cc; sp_ctrl <= load_sp;</pre> // write cc addr_ctrl <= push_ad;</pre> dout_ctrl <= cc_dout;</pre>

```
Page 51
```

```
nmi_ctrl <= latch_nmi;</pre>
  //
// nmi is edge triggered
  // nmi_req is cleared when nmi goes low.
  if(nmi_req == 1'b1) begin
    iv_ctrl <= nmi_iv;</pre>
    next_state <= vect_hi_state;</pre>
  end
  else begin
    11
    // IRQ is level sensitive
    if((irq == 1'b1) && (cc[IBIT] == 1'b0)) begin
      iv_ctrl <= irq_iv;</pre>
      next_state <= int_mask_state;</pre>
    end
    else if((irq_icf == 1'b1) && (cc[IBIT] == 1'b0)) begin
      iv_ctrl <= icf_iv;
next_state <= int_mask_state;</pre>
    end
    else if((irq_ocf == 1'b1) && (cc[IBIT] == 1'b0)) begin
      iv_ctrl <= ocf_iv;
next_state <= int_mask_state;</pre>
    end
    else if((irq_tof == 1'b1) && (cc[IBIT] == 1'b0)) begin
      iv_ctrl <= tof_iv;</pre>
      next_state <= int_mask_state;</pre>
    end
    else if((irq_sci == 1'b1) && (cc[IBIT] == 1'b0)) begin
      iv_ctrl <= sci_iv;</pre>
      next_state <= int_mask_state;</pre>
    end
    else begin
      case(op_code)
      8'b 00111110 : begin
         // WAI (wait for interrupt)
         iv_ctrl <= latch_iv;</pre>
         next_state <= int_wai_state;</pre>
      end
      8'b 00111111 : begin
        // SWI (Software interrupt)
         iv_ctrl <= swi_iv;</pre>
        next_state <= vect_hi_state;</pre>
      end
      default : begin
        // bogus interrupt (return)
         iv_ctrl <= latch_iv;</pre>
        next_state <= rti_state;</pre>
      end
      endcase
    end
 end
end
int_wai_state : begin
  // default
  acca_ctrl <= latch_acca;</pre>
  accb_ctrl <= latch_accb;</pre>
 ix_ctrl <= latch_ix;
pc_ctrl <= latch_pc;</pre>
 md_ctrl <= latch_md;</pre>
  op_ctrl <= latch_op;</pre>
  ea_ctrl <= latch_ea;</pre>
  // enable interrupts
  left_ctrl <= sp_left;</pre>
  right_ctrl <= plus_one_right;
  alu_ctrl <= alu_cli;
  cc_ctrl <= load_cc;
  sp_ctrl <= latch_sp;</pre>
     idle bus
  addr_ctrl <= idle_ad;</pre>
  dout_ctrl <= cc_dout;</pre>
  if((nmi_req == 1'b1) && (nmi_ack == 1'b0)) begin
    iv_ctrl <= nmi_iv;
    nmi_ctrl <= set_nmi;</pre>
   next_state <= vect_hi_state;</pre>
  end
  else begin
    // nmi request is not cleared until nmi input goes low
    if((nmi_req == 1'b0) && (nmi_ack == 1'b1)) begin
     nmi_ctrl <= reset_nmi;</pre>
    end
    else begin
     nmi_ctrl <= latch_nmi;</pre>
    end
    11
    // IRQ is level sensitive
    if((irq == 1'b1) && (cc[IBIT] == 1'b0)) begin
```

```
Page 52
```

```
iv_ctrl <= irq_iv;</pre>
      next_state <= int_mask_state;</pre>
    end
     else if((irq_icf == 1'b1) && (cc[IBIT] == 1'b0)) begin
      iv_ctrl <= icf_iv;</pre>
       next_state <= int_mask_state;</pre>
     end
     else if((irq_ocf == 1'b1) && (cc[IBIT] == 1'b0)) begin
      iv_ctrl <= ocf_iv;</pre>
       next_state <= int_mask_state;</pre>
     end
    else if((irq_tof == 1'b1) && (cc[IBIT] == 1'b0)) begin
       iv_ctrl <= tof_iv;</pre>
       next_state <= int_mask_state;</pre>
    end
    else if((irq_sci == 1'b1) && (cc[IBIT] == 1'b0)) begin
      iv_ctrl <= sci_iv;</pre>
      next_state <= int_mask_state;</pre>
    end
    else begin
      iv_ctrl <= latch_iv;</pre>
      next_state <= int_wai_state;</pre>
    end
  end
end
int_mask_state : begin
  // default
  acca_ctrl <= latch_acca;</pre>
  accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
  pc_ctrl <= latch_pc;</pre>
  md_ctrl <= latch_md;</pre>
  iv_ctrl <= latch_iv;</pre>
  op_ctrl <= latch_op;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  ea_ctrl <= latch_ea;</pre>
  // Mask IRQ
  left_ctrl <= sp_left;</pre>
  right_ctrl <= zero_right;
  alu_ctrl <= alu_sei;
  cc_ctrl <= load_cc;</pre>
  sp_ctrl <= latch_sp;</pre>
     idle bus cycle
  11
  addr_ctrl <= idle_ad;</pre>
  dout_ctrl <= md_lo_dout;</pre>
  next_state <= vect_hi_state;</pre>
end
halt_state : begin
  // halt CPU.
  // default
  acca ctrl <= latch acca;
  accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;</pre>
  sp_ctrl <= latch_sp;</pre>
  pc_ctrl <= latch_pc;</pre>
  md_ctrl <= latch_md;</pre>
  iv_ctrl <= latch_iv;</pre>
  op_ctrl <= latch_op;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  ea_ctrl <= latch_ea;</pre>
  // do nothing in ALU
  left_ctrl <= acca_left;</pre>
  right_ctrl <= zero_right;</pre>
  alu_ctrl <= alu_nop;</pre>
  cc_ctrl <= latch_cc;</pre>
  // idle bus cycle
  addr_ctrl <= idle_ad;</pre>
  dout_ctrl <= md_lo_dout;
if(halt == 1'b1) begin
   next_state <= halt_state;</pre>
  end
  else begin
    next_state <= fetch_state;</pre>
  end
end
default : begin
  // error state halt on undefine states
// default
  acca_ctrl <= latch_acca;</pre>
  accb_ctrl <= latch_accb;</pre>
  ix_ctrl <= latch_ix;
sp_ctrl <= latch_sp;</pre>
  pc_ctrl <= latch_pc;</pre>
  md_ctrl <= latch_md;</pre>
  iv_ctrl <= latch_iv;</pre>
  op_ctrl <= latch_op;</pre>
  nmi_ctrl <= latch_nmi;</pre>
  ea_ctrl <= latch_ea;</pre>
  // do nothing in ALU
  left_ctrl <= acca_left;</pre>
  right_ctrl <= zero_right;</pre>
```

```
alu_ctrl <= alu_nop;
cc_ctrl <= latch_cc;
// idle bus cycle
addr_ctrl <= idle_ad;
dout_ctrl <= md_lo_dout;
pert often <= arren atat</pre>
       next_state <= error_state;</pre>
     end
    endcase
  end
// endmodule
  //----
                           -----
  11
  // state machine
  11
  //-----
  always @ (negedge clk) //(negedge clk or negedge rst or negedge state or negedge hold)
    begin
if(rst == 1'b1) begin
      state <= reset_state;</pre>
     end
     else if(hold == 1'b1) begin
      state <= state;</pre>
     end
     else begin
    state <= next_state;
end</pre>
  end
endmodule
```