

PRODUCT PREVIEW

Product Part#: LPST096096A00-T3

Product Name: 65K color OLED Module

Revision: 0.0

Date: Sep'2004



REVISION RECORD

Revision	Description of Revision	Revision date	Remark
0.0	Initial release	17-Sep-04	

LPST096096A00-T3 i Rev: 0.0 Sep 2004



TABLE OF CONTENTS

1. Functions & features	1
2. Mechanical specifications	1
3. Block diagram	1
4. Dimensional outline	2
5. Pin description	3
6. Absolute maximum ratings	4
7. Optics & electrical characteristics	4
8. Electrical characteristics	5
9. Control and display command	10
10. Reference application circuit	14
11. Quality specifications	16



1. FUNCTIONS & FEATURES

1.1. Format: 96(RGB)*96 dots1.2. Display mode: Passive Matrix1.3. Display color: 65k color1.4. Duty: 1/96

2. MECHANICAL SPECIFICATIONS

 2.1. Module size
 : 27.70mm(W)*39.51mm(H)

 2.2. Panel size
 : 27.70mm(W)*27.10mm(H)

 2.3. Viewing area
 : 20.872mm(W)*20.872mm(H)

 2.4. Active area
 : 19.847mm(W)*19.852mm(H)

 2.5. Dot pitch
 : 0.207mm(W)*0.207mm(H)

 2.6. Dot size
 : 0.182mm(W)*0.187mm(H)

2.7. Thickness(with polarizer) : 1.70mm 2.8. Weight : TBD

3. BLOCK DIAGRAM




Figure 1: Block diagram



4. DIMENSIONAL OUTLINE




Figure 2: Dimensional outline



5. PIN DESCRIPTION

Pin no.	Symbol	Function
1,41	NC	No connection
2,5,37,40	AGND	Analog (Driver) GND
3,4,38,39	VCC	OLED Dot Matrix Power Supply
6	VDD	Logic Power Supply
7	DGND	Logic GND
8	RSTB	Reset (Active Low)
9	WRB	Write (Active Low, 80 interface) H: Read L: Write (68 interface)
10	RDB	Read (Active Low, 80 interface) Enable (68 interface)
11	CSB	Chip Select (Active Low)
12	A0	Address (L: command, H: Parameter)
13~28	D0~D15	Data Bus In serial mode: D1 is Serial Data, D0 is Serial Clock
29	PS	H: Parallel L: Serial
30	C80	H: 68CPU L: 80CPU
31	OSCA1	Aspirator for Dot Matrix
32	OSCA2	There is an on-chip oscillator in the OLED driver. The frequency is controlled by an external resistor value between OSCA1 and OSCA2. Frame frequency is adjusted by "DFRAME" command.
33	PREB	Pre-Charge Voltage for Blue A Zener diode should be connected between PREB pin and VSS.
34	PREG	Pre-Charge Voltage for Green A Zener diode should be connected between PREG pin and VSS.
35	PRER	Pre-Charge Voltage for Red A Zener diode should be connected between PRER pin and VSS.
36	IREF	Current Setting, current adjustable range is ± 30%. A resistor should be connected between IREF pin and VSS.

Table1: Pin Description



6. ABSOLUTE MAXIMUM RATINGS

6.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
	V_{DD}	-0.3	4.0	V
Supply Voltage	V _{CC}	-0.3	23.0	V
Input voltage	V _{IN}	-0.3	V _{DD} +0.3	V
Out voltage range	V _{OUT}	-0.3	V _{DD} +0.3	V
Operating Temperature	T_{OP}	-20	60	°C
Storage Temperature	T _{STG}	-30	80	°C

Table2: Absolute Maximum Ratings

Note 1: V_{DD} and V_{CC} are on the basis of "VSS = 0.0V"

Note 2: Voltage relationship VCC>VDD>VSS must always be satisfied.

Note 3: When this module is used beyond above absolute maximum ratings, permanent damage of the module may occur. For normal operation, it is desirable to use this module under the conditions according to the section of "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module will occur and the reliability of the module may deteriorate.

7. OPTICS & ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness(White)	L_{br}	Display average (With polarizer)	30	50	70	Cd/m ²
CIE (Blue)	X		0.11	0.16	0.21	
	Y		0.11	0.16	0.21	
CIE (Green)	X		0.25	0.30	0.35	
	Y		0.58	0.63	0.68	
CIE (Red)	X	With polarizer	0.58	0.63	0.68	
	Y		0.32	0.37	0.42	
CIE (White)	X		0.24	0.29	0.34	
	Y		0.27	0.32	0.37	
Dark Room Contrast	CR		200			
View Angle	A		>160			degree

Table 3: Optics & electrical characteristics



8. ELECTRICAL CHARACTERISTICS

8.1 DC Characteristics


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V_{DD}	Supply voltage for logic at V _{DD}	-	2.25	2.8	3.3	V
V_{CC}	Operating voltage for OLED at V _{CC}	-	10.0	18.0	21.0	V
\/	High level input voltage at PS, C80, RSTB, WRB, RDB and D15~D0	-	$0.7V_{DD}$	-	V_{DD}	V
V_{IL}	Low level input voltage at PS, C80, RSTB, WRB, RDB and D15~D0	-	V_{SS}	-	$0.3V_{DD}$	V
V_{OH}	High level output voltage at D15~D0	I_{OH} =-0.1mA	$0.85V_{DD}$	-	V_{DD}	V
V_{OL}	Low level output voltage at D15~D0	$I_{OL}=0.1$ mA	V_{SS}	-	$0.15V_{DD}$	V
IIL	Input leakage voltage at PS, C80, RSTB, WRB, RDB and D15~D0	$V_{IN} = V_{DD}$ or V_{SS}	-1.0	-	+1.0	μΑ
F _{OSC1}	Oscillator frequency	$V_{DD}=2.8V$	2.7	3.0	3.3	MHz
I_{fc}	Forward current	All pixels on	-	14.0	-	mA
P_{wr}	Power consumption	30% ON, 50cd/m ²	-	<100	-	mW

Table 4: DC characteristics



8.2 AC Characteristics

8.2.1 Write characteristics




(VDD = 2.8V, Ta = 25 °C) Symbol Parameter Conditions **Related Pins** MIN TYP MAX Unit Write cycle time WRB 100 ns t_{cyc} Address and Select setup time Address and Select hold time 0 t_{cads} CSB,A0 ns 0 t_{cadh} Address setup time 50 t_{wads} A0 ns Address hold time 20 twadh $\mathsf{t}_{\mathsf{cws}}$ Select setup time 10 CSB ns Select hold time 10 t_{cwh} Write Low pulse width WRB 30 ns $t_{\text{wrbl}} \\$ Select High pulse width CSB 10 t_{csbh} ns Data setup time 10 t_{wdts} D15 to D0 ns t_{wdth} Data hold time 20

Figure 3: Timing diagram for Write characteristics



8.2.2 Read characteristics




(VDD = 2.8V, Ta = 25 °C)

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	Unit
t _{cyc}	Read cycle time	-	RDB	500	-	-	ns
t _{cads} t _{cadh}	Address and Select setup time Address and Select hold time	-	CSB,A0	0	-	-	ns
t _{rads} t _{radh}	Address setup time Address hold time	-	A0	50 20	-	-	ns
t _{crs}	Select setup time Select hold time	-	CSB	10 10	-	-	ns
t _{rdbl}	Read Low pulse width	-	RDB	250	-	-	ns
t _{csbh}	Select High pulse width	-	CSB	10	-	-	ns
t _{rdtd} t _{rdth}	Data output delay time Data output hold time	CL = 100pF	D15 to D0	- 5	-	200	ns

Figure 4: Timing diagram for Read characteristics



8.2.3 Parallel interface characteristics (6800-series MPU)




(Vss=0V, VDD=2.8V,Ta = 25°C)

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	Unit
t _{CSW68} t _{CSF68}	Chip select setup time Chip select hold time	-	CSB	10 10	-	-	ns
t _{AS68} t _{AH68}	Address setup time Address hold time	-	A0 RW	50 20	-	-	ns
t _{CYW68} t _{PWHW68} t _{PWLW68}	Write cycle time Write High Time Write Low Time	-	E	160 40 90	-	-	ns
t _{CYR68} t _{PWHR68} t _{PWLR68}	Read cycle time (Parameter read) Read High (Parameter read) Read Low (Parameter read)	-	E	160 40 90	-	-	ns
t _{CYR68} t _{PWHR68} t _{PWLR68}	Read cycle time (Data read) Read High (Data read) Read Low (Data read)	-	E	450 355 90	-	-	ns
t _{DS68} t _{DH68}	Data setup time Data hold time	-	D45 to D0	10 20	-	-	ns
t _{DOA68} t _{DOD68}	Data output access time Data output disable time	CL = 30pF	D15 to D0	- 40	-	40 80	ns

Figure 5: Timing diagram for 6800-series MPU



8.2.4 Serial interface characteristics



(Vss=0V, VDD=2.8V,Ta = 25°C)

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	Unit
t _{CYS} t _{WHS} t _{WLS}	Serial clock cycle High pulse width Low pulse width	-	SCLK	160 60 60	-		ns
t _{DSS} t _{DHS}	Data setup time Data hold time		SID (D1)	60 60	-	-	ns
t _{CSS} t _{CHS} t _{CHW}	Chip select setup time Chip select hold time Chip select high pulse width	-	CSB	60 65 45	- - -	- - -	ns
tscc	SCLK to Chip select	-	SCLK, CSB	20	-	-	ns

Figure 6: Timing diagram for serial interface



9. CONTROL AND DISPLAY COMMAND

9.1 Main Command

											"-": Do	on't care
Instruction	W/ R	A0	D15 D14 D13 D12 D11 D10 D9 D8	D7	D6	D5	D4	D3 I	D2 [D1 D0	Function	Default
Software Reset												
SOFTRES	W	L					0′	lh			Display Off	-
Dot Matrix Displa	y On	Off	Control									
DDISPON/OFF	W	L					02	2h			Dot Matrix Display ON/OFF	-
1'st parameter	W	Н		-	-	-	-	-	-	- D0	D0=0:Display Off, D0=1:Display On	00h
Dot Matrix Stand-	Bv O	n/Oi	off Control									
DSTBYON/OFF	w	L					14	lh			Dot Matrix Stand-By ON/OFF	-
1'st parameter	w	Н		-	-	-	-	-	-	- D0	D0=0:OSCA start, D0=1:Run DDISPOFF,OSCA stop	01h
Dot Matrix Frame	Free	quen	icy Control									
DFRAME	W	L					1/	۱h			Dot Matrix Frame frequency set	-
1'st parameter	W	Н		-	-	-	-	- 1	F2 F	F1 F0	60 ~ 150 Hz	02h
Data Write Directi	on C	ontr	rol		_							
WRDIR	Īw	L					1[)h			Dot Matrix Frame frequency set	-
1'st parameter	W	Н		-	-	-	-	- \	/H [D1 D0	VH=0;Horizontal, VH=1:Vertical	00h
Display Direction	Cont	_										
DISPDIR	Tw	L		П			09	9h			Display Direction Control	-
1'st parameter	w	Н		-	Γ. T	-	-	- 1	- 10	D1 D0	Display direction	00h
Display Size Set					ш					. 50	Display ansoluti	00
DISPSIZEX	Ιw	L		Т			30)h			Display size X	Г.
1'st parameter	w	Н		-	FX6	EX5	_		X2F	X1FX		00h
2nd parameter	w	Н		-	${} \rightarrow$	$\overline{}$	-	_	_	X1TX		5fh
DISPSIZEY	w	L			.,,,	.,,,	32	_	, ,	71.171	Display size Y	-
1'st parameter	w	Н		-	FY6	FY5		_	Y2F	Y1 FY		00h
2nd parameter	w	Н		-	TY6	TY5	TY4	TY3 T	Y2 T	Y1 TY	Display size Y to	5fh
											Display Size 1 to	0111
8/16Bit Interface S Interface8/16	w	L		П			00)h			8/16Bit Interface Select	г.
1'st parameter	w	H		-	Г. T		-	- T	. Т	- D0	D0=0:to 8Bit, D0=1:to 16bit	00h
			Live .		ш	_			_	100	20 0110 0011, 20 1110 1001	0011
Data Reverse & Co	W	L	KING	т			1E	h			Data Reverse & Color Masking	
1'st parameter	w	Н		_	. 1		RV	_	R	G B	RV=0:Origin, RV=1:Reverse	07h
				-	ш	-	11.0	- 1	IX.	9 5	TV-0.Oligili, TV-1.Nevelse	0711
Data Read/Writing	W Box	c Set ⊥		_			34	(Ib			DAM Boy Column Start Sat	T .
XBoxStart	+	凗		-	V 0 0	40 5			·oolv	S1XS0	R/W Box Column Start Set	_
1'st parameter	W	Н		-	A30	NOD		_	SZX	S INS		00h
XBoxEnd	+ • •	L			v E c	v – -	35		FOV	E4VE	R/W Box Column End Set	<u> </u>
1'st parameter	W	Н		-	VE0	VE2		_	EZX	E1XE		5fh
YBoxStart	-	L			voch	40 F	36		(00)	oalvo:	R/W Box Row Start Address	- 005
1'st parameter	W	Н		-	Y 56	r 55		_	52 Y	S1YS0		00h
YBoxEnd	W	L.		-	V=-I	, I	37		reals:	-4\	R/W Box Row End Set	-
1'st parameter	W	Н		-	YE6	YE5	YE4	YE3Y	E2Y	E1YE	R/W Box Row End Address	5fh



Memory Read Star	1 Add	dress	s Set																	
XDispStart	W	L		_	_	_	_	_	_					38	8h				Memory Read Column Start Set	-
1'st parameter	W	Н			_	_	_	_	_		-	XS6	XS5	XS4	XS3	XS2	XS1	XS0	Memory Read Column Start Address	00h
YDispStart	W	L		_	_	_	_	_	_	_				39	9h				Memory Read Row Start Set	-
1'st parameter	W	Н		_	_	_					-	YS6	YS5	YS4	YS3	YS2	YS1	YS0	Memory Read Row Start Address	00h
Data Write																				
DATAWRITE	W	L			_	_	_	_	_					0	8h				Dot Matrix Data Write	
16Bit Mode 1'st	W	Н	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	В4	ВЗ	B2	В1	B0	1'st Data	
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
16Bit Mode N'th	W	Н	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	В4	вз	B2	В1	В0	N'th Data	
000 14 - 4 - 41 - 4	W	Н	_	_	_	_	_				R4	R3	R2	R1	R0	G5	G4	G3		
8Bit Mode 1'st	W	Н	_	_	_	_	_				G2	G1	G0	В4	ВЗ	В2	В1	В0	1'st Data	
:	:	:			_						:	:	:	:	:	:	:	:		
8Bit Mode N'th	W	Н			_				_		R4	R3	R2	R1	R0	G5	G4	G3		
obit wode in th	W	Н	_			_		_	_		G2	G1	G0	В4	ВЗ	В2	В1	B0	N'th Data	
Data Read																				
DATAREAD	W	L	_	_			_		_				_	0	Bh				Dot Matrix Data Read	
16bit dummy	R	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	dummy	
16Bit Mode 1'st	R	Н	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	В4	ВЗ	В2	B1	во	1'st Data	
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
16Bit Mode N'th	R	Н	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	В4	вз	В2	В1	В0	N'th Data	
8bit dummy	R	Н		_	-	_	_				Х	Х	Х	х	х	х	Х	х	dummy	
8Bit Mode 1'st	R	Н	_			_	_	_			R4	R3	R2	R1	R0	G5	G4	G3		
	R	Н		_	_	_	_				G2	G1	G0	В4	ВЗ	B2	В1	В0	1'st Data	
:	:	:			_	_					:	:	:	:	:	:	:	:		
8Bit Mode N'th	R	Н	_	_	_	_	_				R4	R3	R2	R1	R0	G5	G4	G3		
	R	Н	_	_		_	_	_	_		G2	G1	G0	В4	ВЗ	B2	B1	ВО	N'th Data	
Register Read			_									_	_	_	_			_		
READREG	W	L	_	_		_	_							20	0h				Register Read	
1'st parameter	R	Н	_	_	_	_	_				D7	D6	D5	D4	D3	D2	D1	D0	1'st parameter	
:	R	Н	_	-	_	_		_		_	:	:	\Box	1	:	:	:	:		
N'th parameter	R	Н	_	_	_	=	_		_		D7	D6	D5	D4	D3	D2	D1	D0	N'th parameter	
Peak Pulse Width			_						_	_		_	_	_	_	_	_	_	-	
PeakWidthR	W	L					_		_		Π		_	3/	Αh				Red Peak Pulse Width Set	-
1'st parameter	W	Н	_								-	-	-	W4	W3	W2	W1	W0		05h
PeakWidthG	W	L			_	_	_	_						_	3h				Green Peak Pulse Width Set	-
1'st parameter	W	Н		_	_	_	_	_			-	-	-	W4	W3	W2	W1	W0	Width = 0 ~ 31us	05h
PeakWidthB	W	L		_	_	_	_	_	_						Ch				Blue Peak Pulse Width Set	-
1'st parameter	W	Н			_	_		_		_	-	-	-	W4	W3	W2	W1	W0	Width = 0 ~ 31us	05h
Peak Pulse Delay	Set																			
PeakDelay	W	L			_	_	_	_						_	6h			_	Peak Pulse Delay Set	-
1'st parameter	W	Ι	L	_	_	_	_			_	-	-	-	W4	W3	W2	W1	W0	Delay = 0 ~ 15us	05h



Dot Current Set	_												
DotCurrentR	W	L					4()h				Red Dot Current Set	-
1'st parameter	W	Η		17	16	15	14	13	12	11	10	Level = 0 ~ 255uA	00h
DotCurrentG	W	┙					41	1h				Green Dot Current Set	-
1'st parameter	W	Н		17	16	15	14	13	12	11	10	Level = 0 ~ 255uA	00h
DotCurrentB	W	┙					42	2h				Blue Dot Current Set	-
1'st parameter	W	Ι		17	16	15	14	13	12	11	10	Level = 0 ~ 255uA	00h
Pre-Charge Pulse	Widt	h Se	t										
PreC_Width	W	L					18	3h				Pre-Charge Width Set	-
1'st parameter	W	Н		T7	Т6	T5	T4	Т3	T2	T1	T0	Width = 0 ~ 255us	08h
Pre-Charge Mode	Set												
PreC_Select	W	L					44	4h				Pre-Charge Mode Set	-
1'st parameter	W	Η		-	-	1	-	-	-	D1	D0		01h
Compare_BitR	W	L					45	δh				Red Compare Bit	-
1'st parameter	W	Н		-	-	R5	R4	R3	R2	R1	R0		00h
Compare_BitG	W	Г					46	3h				Green Compare Bit	-
1'st parameter	W	Н		-	G6	G5	G4	G3	G2	G1	9		00h
Compare_BitG	W	L					47	7h				Blue Compare Bit	-
1'st parameter	W	Η		-	-	В5	В4	ВЗ	B2	B1	B0		00h
Row Overlap Tim	ing Se	et											
Row_Overlap	W	\Box					48	3h				Row Overlap Timing Set	-
1'st parameter	W	Η		-	-	1	1	-	-	RO1	RO0		00h
Row Scan Mode S	Set												
Row_Scan	W	L					17	7h				Row Scan Mode Set	-
1'st parameter	W	Н		-	-	-	-	-	-	-	D0		00h
Row Scan Sequen	ce Se	t											
ScanMode	W	L					13	βh				Row Scan Sequence Set	-
1'st parameter	w	Н		-	-	-	-	-	-	D1	D0		00h

Table 5: Main Command Table



9.2 Screen Saver Command

SS: Screen Saver, "-": Don't care

Instruction	W/ R	A0 ا	D15 D14 D13 D12 D11 D10 D9 D8	D7	D6	D5	D4	D3	D2	D1	D	ı	SS: Screen Saver, -	Default
Screen Saver Sleep		er Se	1	_								_		
S_SleepTimer	W	L		匚	_		CC				_	_	SS Sleep Timer Set	-
1'st parameter	W	Н		T7	Т6	T 5	T4	Т3	T2	T1	T)	Timer = 0 ~ 255us	00h
Screen Saver Sleep	Star	t Set		_								_		
S_SleepStart	W	L		$oxed{\Box}$	_		C2	!h			_	_!	SS Auto Sleep Timer Start	-
1'st parameter	W	Н		-	Ŀ	-	-	-	-	-	D			00h
Screen Saver Step	Time	r Set												
S_StepTimer	W	L					C3	_				Ŀ	SS Step Timer Set	-
1'st parameter	W	Н		T7	Т6	T5	T4	Т3	T2	T1	T)	Timer = 0 ~ 255us	00h
Screen Saver Step	Unit	Set												
S_StepUnit	W	L					C4	h				Ţ	SS Step Timer Unit Set	-
1'st parameter	W	Н		-	-	-	-	-	-	S1	S	0		00h
Screen Saver Box	4rea	Set												
SBoxStartX	W	L		П			C6	h				Ţ	SS Box Column Start Set	-
1'st parameter	W	Н		-	SX	SX5	SX4	SX3	SX2	SX.	1SX	0 3	SS Box Column Start Address	00h
SBoxEndX	W	L					C8	h				Ţ	SS Box Column End Set	-
1'st parameter	W	Н		-	EΧθ	EX5	EX4	EX3	EX2	EX.	1EX	0 3	SS Box Column End Address	5fh
SBoxStartY	W	L					C7	'n				Ţ	SS Box Row Start Set	-
1'st parameter	W	Н		-	SY	SY5	SY4	SY3	SY2	SY	1SY	0	SS Box Row Start Address	00h
SBoxEndY	W	L					C9					_	SS Box Row End Set	-
1'st parameter	W	Н		-	EΥθ	EY5	EY4	EY3	EY2	EY.	1EY	0 \$	SS Box Row End Address	5fh
Screen Saver Chan	ging	or N	loving Step Set											
SStepX	W	L		Г			CA	λh				Ţ	SS Changing or Moving X Step	-
1'st parameter	W	Н		-	Τ-	-	- (SX3	SX2	SX	1SX	0		01h
SStepY	W	L		Г	_		CE	ßh			•	T	SS Changing or Moving Y Step	-
1'st parameter	W	Н		-	T -	-	- (SY3	SY2	SY	1SY	0		01h
Screen Saver Cond	lition	Set												
S_Condition	W	L		Г			CC	h				T	SS Condition Set	-
1'st parameter	W	Н		-	-	-	LO	U	D	R	L	T		00h
Screen Saver Start	/Stop													•
S_Start/Stop	W	L		Г			CE	h				T	SS Start/Stop	-
1'st parameter	W	Н		-	T -	-	-	-	-	-	S	s	-	00h
Screen Saver Selec	,				_						_	_		
S_Select	W	L		Г			CE	h				T	SS Select Common Command	-
_		┪		\Box	Т	П	П		П		Т	٦,	SS 0=ZIGZAG	
					1	Ιl						- 1	SS 1=RANDOM	
					1	Ιl						- 1	SS 2=MultiScroll	
					1	Ιl							SS 3=BlockMove	
1'st parameter	w	н		-	١.	۱. ا	_	883	SS2	SS:	188		SS 4=FadeInOut	00h
. 5. p.s. 2.1110401	`				1	Ιl			-	-	ľ	1		
		- 1			1	Ιl							SS 5=FadeBox	
			\	1	1	ıl			ΙI				SS 6=FadeMask SS 7=FadeScroll	
			\	1		ıı							55 /=FadeScroll	
					l						ı		CC 9=AutoColor	
											L		SS 8=AutoColor	
Screen Saver Colo	r Sta	ge a	nd Pallet Set		<u></u>						<u>_</u>		SS 8=AutoColor	
Screen Saver Colo S_ColorStage	or Sta	ge a	nd Pallet Set					CFh			<u></u>		SS 8=AutoColor SS Color Stage Set	
	_	_	nd Pallet Set	<u> </u>				_	_	2 (S1	<u> </u>		- 00
S_ColorStage	W	L	nd Pallet Set	<u></u>		. -	-	_	SZ	2 (S1	<u> </u>		- 00
S_ColorStage 1'st parameter	W	L H	nd Pallet Set		_	.T.	-] . D0h	SZ	_	S1 G	<u> </u>	SS Color Stage Set	-
S_ColorStage 1'st parameter S_ColorPallet	W W	L H L	nd Pallet Set	1	_	. T -	- [) 00h / -	· S2	Ţ	_	SO	SS Color Stage Set SS Pallet Set	- 07
S_ColorStage 1'st parameter S_ColorPallet 1'st parameter	W W W	H L H	nd Pallet Set	1	_		- [R\)0h / -	· Sz	1	G	S0 B	SS Color Stage Set SS Pallet Set RGB pallet data for pallet0	07 06
S_ColorStage 1'st parameter S_ColorPallet 1'st parameter 2nd parameter 3rd parameter	W W W W	L H L H	nd Pallet Set	1			- [R\ R\	00h / - / -	SZ R	2 2	G G	S0 B	SS Color Stage Set SS Pallet Set RGB pallet data for pallet0 RGB pallet data for pallet1	07 06 05
S_ColorStage 1'st parameter S_ColorPallet 1'st parameter 2nd parameter 3rd parameter 4th parameter	W W W W	L H H H H H	nd Pallet Set			·	- R\ R\	00h / - / - / -	- S2 - R - R		G G	S0 B B	SS Color Stage Set SS Pallet Set RGB pallet data for pallet0 RGB pallet data for pallet1 RGB pallet data for pallet2	07 06 05 04
S_ColorStage 1'st parameter S_ColorPallet 1'st parameter 2nd parameter 3rd parameter 4th parameter 5th parameter	\(\text{\tinx{\text{\ti}\xi\text{\te}\text{\tett{\text{\tett{\text{\text{\texi}\text{\text{\text{\text{\texi}\text{\text{\ti}\tilit{\text{\text{\text{\text{\text{\texi}\text{\text{\text{\text{\text{\text{\text{\text{\texi}\tint{\text{\text{\texi}\text		nd Pallet Set				- R\ R\ R\	00h / - / - / -	- S2 - R - R - R		G G G	S0 B B B	SS Color Stage Set SS Pallet Set RGB pallet data for pallet0 RGB pallet data for pallet1 RGB pallet data for pallet2 RGB pallet data for pallet3 RGB pallet data for pallet4	07 06 06 05 04 03
S_ColorStage 1'st parameter S_ColorPallet 1'st parameter 2nd parameter 3rd parameter 4th parameter	\(\text{\tinx{\text{\texi{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tinx{\ti}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tex{\tex	L H H H H H	nd Pallet Set				- [R\ R\ R\ R\	00h / - / - / - / -	- S2 - R - R - R	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	G G G	S0 B B B	SS Color Stage Set SS Pallet Set RGB pallet data for pallet0 RGB pallet data for pallet1 RGB pallet data for pallet2 RGB pallet data for pallet3	- 000 - 077 066 051 041 033

Table 6: Screen Saver Command Table



10. REFERENCE APPLICATION CIRCUIT

This is an example for the application circuit for using LT1930 DC/DC converter. Users can choose their own DC/DC voltage converter.




Figure 7: Reference Application Circuit

Notes:

MPU interface: 68 /80 series parallel interface or Serial interface. It is pin selectable by PS and C80.

	68 series parallel interface	80 series parallel interface	Serial interface
PS	1	1	0
C80	1	0	0

- U1: LT1930 DC/DC Converter
- SHDN can be connected to MCU or VDD for alternative solution.



Below table is the component list for the application circuit.


Item	Description
LDS516	OLED Driver IC (Leadis)
U1	DC/DC Converter – LT1930 Step-up(<i>Linear</i>)
L1	Inductor – 10µH, 520mA
D1	Zener Diode – 2.4V
D2,D3	Zener Diode – 2.2V
D4	Schottky Diode – 20V, 0.5A
R1	Resistor – $39k\Omega$
R2	Resistor – $68k\Omega$
R3	Resistor – $110k\Omega$
R4	Resistor – $8.2k\Omega$
C1,C3,C4	Capacitor – 0.1µF, 25V
C2,C5,C7	Capacitor – 4.7μF, 25V
C6	Capacitor – 10pF, 25V

Table 7: Component list for the reference application circuit



11. QUALITY SPECIFICATIONS

11.1 Quality guaranty of Zone




Zone A: Active Area Zone B: Viewing Area

Zone C: Appearance or other module organization of Zone B

11.2 Inspection Condition

Temperature: 20~30°C Humidity: 40~70%RH Pressure: 86~106kPa

Functional and Appearance tests shall be performed when the module is turned ON and OFF respectively, allowing a distance of 30cm or more. The viewing angle for a visual check shall not exceed 45 degrees from the vertical in each direction: forward, backward, right and left (See the sketch below). A sample shall be subject to visual observations under the fluorescent lamp of 40watts.



11.3 AQL

Defect type	Sampling procedures	AQL
Major	MIL-STD-105D Inspection level I normal inspection single sample inspection	0.65
Minor	MIL-STD-105D Inspection level I normal inspection single sample inspection	1.5

*Major defect

A major defect refers to the defect, which is considered to substantial degradation to the usability for product application.


*Minor defect

A minor defect refers to the defect, which is not considered to be substantial degradation for product application, or the defect, which deviate from the existing standards, and it is almost unrelated to the effective use of the product or its operation.



11.4 Inspection standards

The size of foreign object or black spot shall be defined as follows



D (mm) = (a + b) / 2 [When changing square, length of a side]

1) Major

1/ 11101/01		
Zone	Item	Judgment
	Non display	No non display is allowed
A. B	Irregular operating	No irregular operation is allowed
	Short	No shorts are allowed
(turn on)	_	Any segments or common patterns that
	Open	don't active are rejected.

2) Minor

2-1) Alien substance, Blemish

Zone	D size (mm)	Judgment
	D ≤ 0.10	Pass
A.B	0.10 < D ≤ 0.15	2
(turn on)	0.15 < D ≤ 0.20	1
	0.20 < D	0

2-2) Scratch on Polarizer

Zone	Width (W, mm)	Length (L, mm)	Judgment
	W≤0.03	Pass	Pass
	0.03 <w≤0.05< td=""><td>L≤2.0</td><td>Pass</td></w≤0.05<>	L≤2.0	Pass
A.B		L>2.0	1
(turn on)	0.05 <w≤0.08< td=""><td>L>1.0</td><td>1</td></w≤0.08<>	L>1.0	1
		L≤1.0	Pass
	0.08 <w< td=""><td>(*)</td><td>(*)</td></w<>	(*)	(*)

2-3) Polarizer Bubble

Zone	D size (diameter, mm)	Judgment
	D ≤ 0.20	PASS
A.B	0.20 < D ≤ 0.50	3
(turn on)	0.50 < D ≤ 0.80	2
	0.80 < D	FAIL

2-4) White/Dark Spot (Spot/Line type)


Zone	D size (mm)	Judgment
	D ≤ 0.15	PASS
A.B	0.15 < D ≤ 0.20	3
(turn on)	0.20 < D ≤ 0.30	2
	0.30 < D	FAIL

Zone	Width (W, mm)	Length (L, mm)	Judgment
	0.03 <w 0.04<="" td="" ≤=""><td>10<l< td=""><td>5</td></l<></td></w>	10 <l< td=""><td>5</td></l<>	5
A.B	0.04 <w 0.06<="" td="" ≤=""><td>5.0<l 10<="" td="" ≤=""><td>3</td></l></td></w>	5.0 <l 10<="" td="" ≤=""><td>3</td></l>	3
(turn on)	0.06 <w 0.07<="" td="" ≤=""><td>1.0<l 5.0<="" td="" ≤=""><td>2</td></l></td></w>	1.0 <l 5.0<="" td="" ≤=""><td>2</td></l>	2
	0.07 <w 0.09<="" td="" ≤=""><td>L ≤ 1.0</td><td>1</td></w>	L ≤ 1.0	1




3) CRACKS

①General crack(unit : mm)




b ≤ 1	a ≤ 1/6 panel length
	b ≤ 1
c ≤ t	c ≤ t


②Corner crack(unit :mm)



a ≤ 2.5	NO EXPOSURE ANY
b ≤ 2.5	
c ≤ t	CONDUCTIVE MATERAL




a ≤ 0.7	NO EVECUEE ANY
b ≤ 0.7	NO EXPOSURE ANY CONDUCTIVE MATERAL
c < t	CONDUCTIVE MATERAL



a ≤ 1.3	a '≤a
b ≤ 1.3	b ' ≤ b
c ≤ t	




③Electrode pad crack (unit : mm)




a ≤ 1/6 panel length		
b ≤ 1/6 pad length		
c ≤ t		

④Glass chip remain (unit : mm)



a ≤ 1/6 panel length		
b ≤ 1/10 pad length		
c ≤ t		

⑤Future crack (unit: mm)



NO TOLERATION ANY PROGRESSING CRACK



11.5 Reliability test condition

Operating life time (30% ON, 50cd/ m₂): Longer than 10,000 hours Reliability characteristics shall meet following requirements

No.	ITEM	CONDITION	TEST TIME	CRITERION	
1	High Humidity Storage	60±2°C,90±5%RH	96 Hrs		
2	High Humidity Operation	60±2°C,90±5%RH	96 Hrs	Brightness: over 50% of initial	
3	High Temperature Storage	80±2°C	value.		
4	High Temperature Operation	60±2°C	96 Hrs	Color coordination: within ± 0.05	
5	Low Temperature Storage	-30±2°C	96 Hrs	of initial value.	
6	Low Temperature Operation	-20±2°C	96Hrs		
7	Thermal shock	-30°C(30min) →80°C(30 Transient time = 10 mi -20°C(30min) → 70°C(30 Transient time = 10 mi	n (Turn off) Omin) 5 Cycles	Appearance or E/T inspection: follows working specification.	
8	Vibration test (Packaging state)	 Operating time: 2hrs exposure in each direction (X, Y, Z) Frequency (1min): 10 to 55Hz Amplitude: 2mm 		There isn't crack and broken on soldering part.	
9	Drop test (Packaging state)	1.Direction: 1 corner, 3 ed drop once for each direction 2. 3 times height 1.8m or 1.5m from concrete surface.	There isn't crack and broken on		
10	ESD	150Pf, 330 ,±8kV 10time	s, air discharge	After testing, cosmetic and electrical defects should not happen. Total current consumption should be double of initial value.	





Lite Array reserves the right to make changes without further notice to any products described herein. Unless specifically agreed to by Lite Array in writing in a particular instance, Lite Array makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose, nor does Lite Array assume any liability arising out of the application or use of any product or circuit, and different applications. All operating parameters, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Unless specifically agreed to by Lite Array in writing in a particular instance, Lite Array does not convey any license under its patent rights nor the rights of others. Lite Array products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Lite Array products could create a situation where personal injury or death may occur. Should Buyer purchase or use Lite Array products for any such unintended or unauthorized application, Buyer shall indemnify and hold Lite Array and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Lite Array was negligent regarding the design or manufacture of the part. The purchase of a Lite Array product by a buyer shall, for such product, be deemed an acceptance by the buyer of the terms set forth above.