DESCRIPTION

The 82S136 and 82S137 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S136 and 82S137 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.


These devices include on-chip decoding and 2 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S136 and 82S137 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S136/137, F or N, and for the military temperature range (-55°C to +125°C) specify S82S136/137, F.


FEATURES

- Address access time: N82S136A/137A: 45ns max N82S136/137: 60ns max S82S136/137: 80ns max
- Power dissipation: .13mW/bit typ
- Input loading: N82S136/137: -100µA max S82S136/137: -150µA max
- On-chip address decoding
- Output options: 82S136: Open collector 82S137: Tri-state
- No separate fusing pins
- Unprogrammed outputs aré low level
- Fully TTL compatible

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
Vcc	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
	Output voltage		Vdc
Voн	High (82S136)	+5.5	
Vo	Off-state (82S137)	+5.5	
	Temperature range		l ∘c
TA	Operating	i	
	N82S136/137	0 to +75	
	S82S136/137	~55 to +125	
T _{STG}	Storage	-65 to +150	

120

signetics

DC ELECTRICAL CHARACTERISTICS N82S136/137; N82S136A/137A: $0^{\circ}C \le T_{A} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$ S82S136/137; S82S136A/137A: -55° C $\leq T_{A} \leq +125^{\circ}$ C, 4.5V $\leq V_{CC} \leq 5.5$ V

PARAMETER		TEST CONDITIONS	N82S136/137 N82S136A/137A			S 882	UNIT		
	PARAMETER	TEST CONDITIONS!	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
VIL VIH VIC	Input voltage Low High Clamp	I _{IN} = -18mA	2.0	-0.8	.85 -1.2	2.0	-0.8	.80 -1.2	٧
V _{OL} V _{OH}	Output voltage Low High (82S137)	I _{OUT} = 16mA CE = Low, I _{OUT} = -2mA, High stored	2.4		0.45	2.4		0.5	V
lıı. Iıн	Input current Low High	V _{IN} = 0.45V V _{IN} = 5.5V			-100 40			-150 50	μΑ
lolk lo(OFF)	Output current Leakage (82S136) Off-state (82S137) Short circuit (82S137)	<u>CE</u> = High, V _{OUT} = 5.5V <u>CE</u> = High, V _{OUT} = 0.5V <u>CE</u> = High, V _{OUT} = 5.5V V _{OUT} = 0V	-20		40 -40 40 -70	-15		60 -60 60 -85	μA μA mA
tcc	V _{CC} supply current	7001		105	140		105	140	mA
C _{IN} C _{OUT}	Capacitance Input Output	V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V		5 8			5 8		pF

AC ELECTRICAL CHARACTERISTICS $R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30pF^1$


N82S136/137; N82S136A/137A: $0^{\circ}C \le T_{A} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$ S82S136/137; S82S136A/137A: -55° C $\leq T_{A} \leq +125^{\circ}$ C, 4.5V $\leq V_{CC} \leq 5.5$ V

	то		N82S136/137		S82S136/137			N82S136A/137A			S82S136A/137A				
PARAMETER		FROM	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ² Max	UNIT	
Access time TAA TCE	Output Output	Address Chip enable		40 20	60 30		40 20	80 40		30 20	45 30		30 20	70 40	ns
Disable time T _{CD}	Output	Chip disable		20	30		20	40		20	30		20	40	ns


NOTES

- 1. Positive current is defined as into the terminal referenced
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SYSTEM SPECIFICATIONS 4 (Testing of these limits may cause programming of device.) TA = +25°C

PARAMETER							
		TEST CONDITIONS	Min	Тур	Max	UNIT	
Vсср	Power supply voltage To program ¹	I_{CCP} = 425 \pm 75mA, Transient or steady state	8.5		9.0	٧	
Vccvh Vccvl	Verify limit Upper Lower		5.3 4.3		5.7 4.7	٧	
V _S I _{CCP}	Verify threshold ² Programming supply current	V _{CCP} = +8.75 ± .25V	1.4 350		1.6 500	V mA	
ViH ViL	Input voltage High Low		2.4 0		5.5 0.8	V	
lin lir	Input current High Low	$V_{IH} = +5.5V$ $V_{IL} = +0.4V$			50 -500	μА	
VOPF	Forced Output Voltage ³ (program)	$I_{OPF} = 200 \pm 20 mA$, Transient or steady state	16.0		18.0	V	
IOPF	Forced Output Current (program)	$V_{OPF} = +17 \pm 1V$	180		220	mA	
TR	Output pulse rise time		10			μs	
tp	CE programming pulse width		100	1	125	μs	
t _D	Pulse sequence delay		5			μs	
tv	CE verify pulse width		1	1		μs	
TPVA	Address program-verify cycle				1 1	ms	
T _{PVM}	Memory program-verify time (continuous)				20	sec	
FL	Fusing attempts per link				1 1	cycle	


PROGRAMMING NOTES

- Bypass V_{CC} to GND with a 0.01μF capacitor to reduce voltage spikes.
- Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes
 the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- This voltage should be maintained within specified limits during the entire fusing cycle. For a
 transient current of 150mA, limit voltage spikes to a maximum slew rate of 2V/µs, and 10µs maximum
 recovery.
- 4. These are specifications which a Programming System must satisfy in order to be qualified by Signetics. They contain new limits for minimizing total device programming time, which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC} . Apply $\overline{CE}_1 = Low$, $\overline{CE}_2 = High$.
- Select the Address to be programmed, and raise V_{CC} to V_{CCP}.
- After t_D delay, apply V_{OPF} to the output to be programmed. Program one output at the time.
- 4. After t_D delay, pulse the \overline{CE}_2 input to logic low for a time t_p .
- 5. After to delay, remove VOPF from the programmed output.
- 6. Repeat steps 3 through 5 to program other bits at the same address.
- To verify programming of all bits at the same address after to delay lower V_{CC} to V_{CCVL} and apply a logic low level to the
- CE₂ input. All programmed outputs should remain in the logic high state.
- After to delay, repeat steps 2 through 7 to program, and verify all other address locations.
- After t_D delay raise V_{CC} to V_{CCVH} and verify all memory locations by applying a logic low level to CE₂, and cycling through all device addresses.

TYPICAL PROGRAMMING SEQUENCE



can also be executed at the operating V_{CC} limits specified in the dc characteristics.