

DESCRIPTION

The 82S136 and 82S137 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S136 and 82S137 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.


These devices include on-chip decoding and 2 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S136 and 82S137 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S136/137, F or N, and for the military temperature range (-55°C to +125°C) specify S82S136/137, F.


FEATURES

- **Address access time:**
N82S136A/137A: 45ns max
N82S136/137: 60ns max
S82S136/137: 80ns max
- **Power dissipation:** .13mW/bit typ
- **Input loading:**
N82S136/137: -100µA max
S82S136/137: -150µA max
- **On-chip address decoding**
- **Output options:**
82S136: Open collector
82S137: Tri-state
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT	
VCC	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
VOH	Output voltage	+5.5	Vdc
VO	High (82S136) Off-state (82S137)	+5.5	Vdc
TA	Temperature range		°C
TSTG	Operating	0 to +75	
	N82S136/137 S82S136/137	-55 to +125	
	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N82S136/137; N82S136A/137A: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S136/137; S82S136A/137A: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V


PARAMETER	TEST CONDITIONS ¹	N82S136/137 N82S136A/137A			S82S136/137 S82S136A/137A			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp	2.0	-0.8	.85 -1.2	2.0	-0.8	.80 -1.2	V
I _{IN} = -18mA								
V _{OL} V _{OH}	Output voltage Low High (82S137)							
I _{OUT} = 16mA CE = Low, I _{OUT} = -2mA, High stored								
I _{IL} I _{IH}	Input current Low High			-100 40			-150 50	μA
V _{IN} = 0.45V V _{IN} = 5.5V								
I _{OLK} I _{O(OFF)}	Output current Leakage (82S136) Off-state (82S137)	-20		40 -40 40 -70			60 -60 60 -85	μA μA mA
CE = High, V _{OUT} = 5.5V								
CE = High, V _{OUT} = 0.5V CE = High, V _{OUT} = 5.5V V _{OUT} = 0V								
I _{OS}	Short circuit (82S137)				-15			
I _{CC}	V _{CC} supply current		105	140		105	140	mA
C _{IN} C _{OUT}	Capacitance Input Output	V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V			5 8		5 8	pF

AC ELECTRICAL CHARACTERISTICS R₁ = 270Ω, R₂ = 600Ω, C_L = 30pF¹
N82S136/137; N82S136A/137A: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S136/137; S82S136A/137A: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V


PARAMETER	TO	FROM	N82S136/137			S82S136/137			N82S136A/137A			S82S136A/137A			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	
T _{AA} T _{CE}	Access time Output Output	Address Chip enable	40 20	60 30		40 20	80 40		30 20	45 30		30 20	70 40	ns	
T _{CD}	Disable time	Output Chip disable		20 30		20 40		20 30		20 30		20 40		ns	

- NOTES
1. Positive current is defined as into the terminal referenced.
2. All typical values are at V_{CC} = 5V, T_A = 25°C.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SYSTEM SPECIFICATIONS⁴ (Testing of these limits may cause programming of device.) $T_A = +25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{CCP}	Power supply voltage To program ¹	$I_{CCP} = 425 \pm 75\text{mA}$, Transient or steady state			V
V_{CCVH} V_{CCVL}	Verify limit Upper Lower	8.5		9.0	V
V_S	Verify threshold ²	5.3		5.7	V
I_{CCP}	Programming supply current	4.3		4.7	V
V_{IH} V_{IL}	Input voltage High Low	1.4		1.6	V
I_{IH} I_{IL}	Input current High Low	350		500	mA
V_{OPF}	Forced Output Voltage ³ (program)				V
I_{OPF}	Forced Output Current (program)				mA
T_R	Output pulse rise time				μs
t_p	\overline{CE} programming pulse width				μs
t_D	Pulse sequence delay				μs
t_V	\overline{CE} verify pulse width				μs
T_{PVA}	Address program-verify cycle			1	ms
T_{PVM}	Memory program-verify time (continuous)			20	sec
F_L	Fusing attempts per link			1	cycle


PROGRAMMING NOTES

1. Bypass V_{CC} to GND with a $0.01\mu\text{F}$ capacitor to reduce voltage spikes.
2. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. This voltage should be maintained within specified limits during the entire fusing cycle. For a transient current of 150mA, limit voltage spikes to a maximum slew rate of $2\text{V}/\mu\text{s}$, and $10\mu\text{s}$ maximum recovery.
4. These are specifications which a Programming System must satisfy in order to be qualified by Signetics. They contain new limits for minimizing total device programming time, which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

PROGRAMMING PROCEDURE

1. Terminate all device outputs with a $10\text{k}\Omega$ resistor to V_{CC} . Apply $\overline{CE}_1 = \text{Low}$, $\overline{CE}_2 = \text{High}$.
2. Select the Address to be programmed, and raise V_{CC} to V_{CCP} .
3. After t_D delay, apply V_{OPF} to the output to be programmed. Program one output at the time.
4. After t_D delay, pulse the \overline{CE}_2 input to logic low for a time t_p .
5. After t_D delay, remove V_{OPF} from the programmed output.
6. Repeat steps 3 through 5 to program other bits at the same address.
7. To verify programming of all bits at the same address after t_D delay lower V_{CC} to V_{CCVL} and apply a logic low level to the \overline{CE}_2 input. All programmed outputs should remain in the logic high state.
8. After t_D delay, repeat steps 2 through 7 to program, and verify all other address locations.
9. After t_D delay raise V_{CC} to V_{CCVH} and verify all memory locations by applying a logic low level to \overline{CE}_2 , and cycling through all device addresses.

TYPICAL PROGRAMMING SEQUENCE



BIPOLAR MEMORY