

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Mixed Signal Microcontroller

FEATURES

- Embedded Microcontroller
 - 16-Bit RISC Architecture up to 16-MHz Clock
 - Wide Supply Voltage Range (1.8 V ⁽¹⁾ to 3.6 V)
- Optimized Ultralow-Power Modes

Mode	Consumption (Typical)
Active Mode	103 µA/MHz
Standby (LPM3 With VLO)	0.4 µA
Real-Time Clock (LPM3.5 With Crystal)	0.5 µA
Shutdown (LPM4.5)	0.02 μA

- Ultralow-Power Ferroelectric RAM (FRAM)
 - Up to 64KB Nonvolatile Memory
 - Ultralow-Power Writes
 - Fast Write at 125 ns Per Word (64KB in 4 ms)
 - Unified Memory = Program + Data + Storage in One Single Space
 - 10¹⁵ Write Cycle Endurance
 - Radiation Resistant and Nonmagnetic
- Intelligent Digital Peripherals
 - 32-Bit Hardware Multiplier (MPY)
 - Three-Channel Internal DMA
 - Real-Time Clock (RTC) With Calendar and Alarm Functions
 - Five 16-Bit Timers With up to Seven Capture/Compare Registers Each
 - 16-Bit Cyclic Redundancy Checker (CRC)
- High-Performance Analog
 - 16-Channel Analog Comparator
 - 14-Channel 12-Bit Analog-to-Digital Converter (ADC) With Internal Reference and Sample-and-Hold
 - 200 ksps at 75-µA Consumption
- Multifunction Input/Output Ports
 - All Pins Support Capacitive Touch Capability With No Need for External Components

- Accessible Bit-, Byte-, and Word-Wise (in Pairs)
- Edge-Selectable Wake From LPM on All Ports
- Programmable Pullup and Pulldown on All Ports
- Code Security and Encryption
 - 128-Bit or 256-Bit AES Security Encryption and Decryption Coprocessor (MSP430FR59xx Only)
 - Random Number Seed for Random Number Generation Algorithms
- Enhanced Serial Communication
 - eUSCI_A0 and eUSCI_A1 Support
 - UART With Automatic Baud-Rate Detection
 - IrDA Encode and Decode
 - SPI at Rates up to 10 Mbps
 - eUSCI_B0 Supports
 - I²C With Multiple Slave Addressing
 - SPI at Rates up to 8 Mbps
 - Hardware UART and I²C Bootstrap Loader (BSL)
- Flexible Clock System
 - Fixed-Frequency DCO With 10 Selectable Factory-Trimmed Frequencies
 - Low-Power Low-Frequency Internal Clock Source (VLO)
 - 32-kHz Crystals (LFXT)
 - High-Frequency Crystals (HFXT)
- Development Tools and Software
 - Professional Development Environments
 - Development Kit (MSP-TS430RGZ48C)
- Family Members
 - Table 2 Summarizes 18 Variants in 3 Available Package Types
- For Complete Module Descriptions, See the MSP430FR59xx and MSP430FR58xx Family User's Guide (SLAU367)

(1) Minimum supply voltage is restricted by SVS levels.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. MSP430, Code Composer Studio are trademarks of Texas Instruments.



www.ti.com

APPLICATIONS

- Energy-Harvesting Applications
- Data Loggers
- Wireless Sensor Nodes

DESCRIPTION

The Texas Instruments MSP430FR58xx and MSP430FR59xx family of ultralow-power microcontrollers consists of several devices featuring embedded FRAM nonvolatile memory, an ultralow-power 16-bit MSP430 CPU, and different sets of peripherals targeted for various applications. The architecture, FRAM, and peripherals, combined with seven low-power modes, are optimized to achieve extended battery life in portable and wireless sensing applications. FRAM is a new nonvolatile memory that combines the speed, flexibility, and endurance of SRAM with the stability and reliability of flash, all at lower total power consumption.

The MSP430FR59xx devices provide a 256-bit AES security encryption and decryption coprocessor. Table 1 summarizes the available family members.

MSP430FR58xx devices do not provide AES encryption and decryption in hardware. Table 2 summarizes the available family members.

INSTRUMENTS

MSP430FR59xx MSP430FR58xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

		Tab	le 1. MS	SP430FR	59xx Fa	mily Me	embers	With	AES ⁽¹)(2)				
Device	FRAM	SRAM	Clock	ADC12_	Comp_	Timer_	Timer_ B ⁽⁴⁾		SCI	AES	BSL	I/O	Package	
	(kB)	(kB)	System	В	E	A ⁽³⁾	B(*)	A ⁽⁵⁾	B ⁽⁶⁾				Туре	
MSP430FR5969	64	2	DCO HFXT LFXT	16 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	yes	UART	40	48 RGZ	
MSP430FR59691	64	2	DCO HFXT LFXT	16 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	yes	I2C	40	48 RGZ	
MSP430FR5968	48	2	DCO HFXT LFXT	16 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	yes	UART	40	48 RGZ	
MSP430FR5967	32	1	DCO HFXT LFXT	16 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	yes	UART	40	48 RGZ	
MSP430FR5949	64	2	DCO	14 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾	7	2	1	yes	UART	33	40 RHA	
M3F430FK3949	04	2	LFXT	12 ext, 2 int ch.	2, 2 ⁽⁸⁾		2	1	yee	0,111	31	38 DA		
MSP430FR5948	48	2	DCO	14 ext, 2 int ch.	- 16 ch.	3, 3 ⁽⁷⁾	7	2	1		UART	33	40 RHA	
M3F430FR3946	40	2	LFXT	12 ext, 2 int ch.	TO CH.	2, 2 ⁽⁸⁾	1	2	1	yes	UART	31	38 DA	
MSP430FR5947	32	1	DCO	14 ext, 2 int ch.	- 16 ch	3, 3 ⁽⁷⁾	7	2	1	VOC	UART	33	40 RHA	
MSF430FR3947	52	1	LFXT	12 ext, 2 int ch.	16 ch.		2, 2(0)	1	2	1	yes	UART	31	38 DA
MSP430FR59471	32	1	DCO LFXT	14 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	yes	I2C	33	40 RHA	
			DCO	14 ext, 2 int ch.		3, 3 ⁽⁷⁾	_					33	40 RHA	
MSP430FR5959	64	2	HFXT	12 ext, 2 int ch.	16 ch.	2, 2 ⁽⁸⁾	7	2	1	yes	UART	31	38 DA	
	40	_	DCO	14 ext, 2 int ch.	40 ah	3, 3 ⁽⁷⁾	7					33	40 RHA	
MSP430FR5958	48	2	HFXT	12 ext, 2 int ch.	- 16 ch.	2, 2 ⁽⁸⁾	7	2	1	yes	UART	31	38 DA	
MSP430FR5957	32	1	DCO	14 ext, 2 int ch.	16 ob	3, 3 ⁽⁷⁾	7	2	1		UART	33	40 RHA	
10105430583937	32		HFXT	12 ext, 2 int ch.	- 16 ch.	2, 2 ⁽⁸⁾	/			yes	UARI	31	38 DA	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.

(3) Each number in the sequence represents an instantiation of Timer_A with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 capture/compare registers and PWM output generators and the second instantiation having 5 capture/compare registers and PWM output generators and the second instantiation having 5 capture/compare registers.

(4) Each number in the sequence represents an instantiation of Timer_B with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 capture/compare registers and PWM output generators and the second instantiation having 5 capture/compare registers and PWM output generators and the second instantiation having 5 capture/compare registers.

(5) eUSCI_A supports UART with automatic Baud-rate detection, IrDA encode and decode, and SPI.

(6) eUSCI_B supports I2C with multiple slave addresses, and SPI.

(7) Timers TA0 and TA1 provide internal and external capture/compare inputs and internal and external PWM outputs.

(8) Timers TA2 and TA3 provide only internal capture/compare inputs and only internal PWM outputs (if any).



www.ti.com

FR FR		SRAM	Clock	ADC12_	Comp_	Timer_	Timer_		SCI	450	BCI	1/0	Package
Device	(kB)	(kB)	System	в	E	A ⁽³⁾	B ⁽⁴⁾	A ⁽⁵⁾	B ⁽⁶⁾	AES	BSL	I/O	Туре
MSP430FR5869	64	2	DCO HFXT LFXT	16 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	no	UART	40	48 RGZ
MSP430FR5868	48	2	DCO HFXT LFXT	16 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	no	UART	40	48 RGZ
MSP430FR5867	32	1	DCO HFXT LFXT	16 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	no	UART	40	48 RGZ
MSP430FR58671	32	1	DCO HFXT LFXT	16 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	no	I2C	40	48 RGZ
				14 ext,								33	40 RHA
MSP430FR5849	MSP430FR5849 64	64 2	DCO LFXT	2 int ch. 12 ext,	16 ch.	h. $\begin{array}{c} 3, 3^{(7)} \\ 2, 2^{(8)} \end{array}$	7	2	1	no	UART		
				2 int ch.								31	38 DA
			DCO	14 ext, 2 int ch.	10.1	3, 3 ⁽⁷⁾	_					33	40 RHA
MSP430FR5848	48	2	LFXT	12 ext, 2 int ch.	16 ch.	2, 2 ⁽⁸⁾	7	2	1	no	UART	31	38 DA
			500	14 ext, 2 int ch.		0.0(7)						33	40 RHA
MSP430FR5847	32	1	DCO LFXT	12 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	no	UART	31	38 DA
MSP430FR58471	32	1	DCO LFXT	14 ext, 2 int ch.	16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	no	I2C	33	40 RHA
			DCO	14 ext, 2 int ch.		3, 3 ⁽⁷⁾						33	40 RHA
MSP430FR5859	64	2	HFXT	12 ext, 2 int ch.	16 ch.	2, 2 ⁽⁸⁾	7	2	1	no	UART	31	38 DA
				14 ext,								33	40 RHA
MSP430FR5858	48	2	DCO HFXT	2 int ch. 12 ext,	- 16 ch.	3, 3 ⁽⁷⁾ 2, 2 ⁽⁸⁾	7	2	1	no	UART	00	
				2 int ch.								31	38 DA
	20		DCO	14 ext, 2 int ch.	16	3, 3 ⁽⁷⁾	7	_				33	40 RHA
MSP430FR5857 32	32 1	HFXT	12 ext, 2 int ch.	16 ch.	2, 2 ⁽⁸⁾	7	2	1	no	UART	31	38 DA	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.

(3) Each number in the sequence represents an instantiation of Timer_A with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 capture/compare registers and PWM output generators and the second instantiation having 5 capture/compare registers and PWM output generators and the second instantiation having 5 capture/compare registers.

(4) Each number in the sequence represents an instantiation of Timer_B with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 capture/compare registers and PWM output generators and the second instantiation having 5 capture/compare registers and PWM output generators and the second instantiation having 5 capture/compare registers.

(5) eUSCI_A supports UART with automatic Baud-rate detection, IrDA encode and decode, and SPI.

(6) eUSCI_B supports I2C with multiple slave addresses, and SPI.

(7) Timers TA0 and TA1 provide internal and external capture/compare inputs and internal and external PWM outputs.

(8) Timers TA2 and TA3 provide only internal capture/compare inputs and only internal PWM outputs (if any).

Texas Instruments




www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

MSP430FR59xx

MSP430FR58xx

Functional Block Diagram



A. AES256 is not implemented in MSP430FR58xx devices.

B. The low-frequency (LF) crystal oscillator and the corresponding LFXIN and LFXOUT pins are available only in MSP430FR5x6x and MSP430FR5x4x devices.

RTC_B is available only in conjunction with the LF crystal oscillator in MSP430FR5x6x and MSP430FR5x4x devices.


C. The high-frequency (HF) crystal oscillator and the corresponding HFXIN and HFXOUT pins are available only in MSP430FR5x6x and MSP430FR5x5x devices.

MSP430FR5x5x devices with the HF crystal oscillator only do not include the RTC_B module.

TEXAS INSTRUMENTS

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013


www.ti.com



Submit Documentation Feedback



Pin Designation, RHA - MSP430FR594x and MSP430FR584x (LFXT Only)




NOTE: QFN package pad connection to V_{SS} recommended.

TEXAS INSTRUMENTS

www.ti.com


SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Pin Designation, DA - MSP430FR594x and MSP430FR584x (LFXT Only)





Pin Designation, RHA - MSP430FR595x and MSP430FR585x (HFXT Only)




NOTE: QFN package pad connection to V_{SS} recommended.

TEXAS INSTRUMENTS

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

www.ti.com

Pin Designation, DA - MSP430FR595x and MSP430FR585x (HFXT Only)



MSP430FR59xx MSP430FR58xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Table 3. Terminal Functions

TERMINAL		I/O ⁽¹⁾					
NAME			NO. ⁽²⁾		DESCRIPTION		
P1.0/TA0.1/DMAE0/ RTCCLK/A0/C0/VREF-/ VeREF-	RGZ	RHA 1	DA	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TA0 CCR1 capture: CCI1A input, compare: Out1 External DMA trigger RTC clock calibration output Analog input A0 – ADC (not available on devices without ADC) Comparator input C0 Output of negative reference voltage (not available on devices without ADC) Input for an external negative reference voltage to the ADC (not available on devices without ADC)		
P1.1/TA0.2/TA1CLK/ COUT/A1/C1/VREF+/ VeREF+	2	2	6	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TA0 CCR2 capture: CCI2A input, compare: Out2 TA1 input clock Comparator output Analog input A1 – ADC (not available on devices without ADC) Comparator input C1 Output of positive reference voltage (not available on devices without ADC) Input for an external positive reference voltage to the ADC (not available on devices without ADC)		
P1.2/TA1.1/TA0CLK/ COUT/A2/C2	3	3	7	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TA1 CCR1 capture: CCI1A input, compare: Out1 TA0 input clock Comparator output Analog input A2 – ADC (not available on devices without ADC) Comparator input C2		
P3.0/A12/C12	4	4	8	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 Analog input A12 – ADC (not available on devices without ADC) Comparator input C12		
P3.1/A13/C13	5	5	9	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 Analog input A13 – ADC (not available on devices without ADC) Comparator input C13		
P3.2/A14/C14	6	6	10	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 Analog input A14 – ADC (not available on devices without ADC) Comparator input C14		
P3.3/A15/C15	7	7	11	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 Analog input A15 – ADC (not available on devices without ADC) Comparator input C15		
P4.7	8	N/A	N/A	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5		
P1.3/TA1.2/UCB0STE/ A3/C3	9	8	12	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TA1 CCR2 capture: CCI2A input, compare: Out2 Slave transmit enable – eUSCI_B0 SPI mode Analog input A3 – ADC (not available on devices without ADC) Comparator input C3		

(1) I = input, O = output

(2) N/A = not available



www.ti.com

Table 3. Terminal Functions	(continued)
-----------------------------	-------------

TERMINAL								
NAME		NO. ⁽²⁾		I/O ⁽¹⁾	DESCRIPTION			
P1.4/TB0.1/UCA0STE/ A4/C4	RGZ	RHA 9	DA 13	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR1 capture: CCI1A input, compare: Out1 Slave transmit enable – eUSCI_A0 SPI mode Analog input A4 – ADC (not available on devices without ADC) Comparator input C4			
P1.5/TB0.2/UCA0CLK/ A5/C5	11	10	14	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR2 capture: CCI2A input, compare: Out2 Clock signal input – eUSCI_B0 SPI slave mode; Clock signal output – eUSCI_B0 SPI master mode Analog input A5 – ADC (not available on devices without ADC) Comparator input C5			
PJ.0/TDO/TB0OUTH/ SMCLK/SRSCG1/C6	12	11	15	I/O	General-purpose digital I/O Test data output port Switch all PWM outputs high impedance input – TB0 SMCLK output Low Power Debug: CPU Status Register Bit SCG1 Comparator input C6			
PJ.1/TDI/TCLK/MCLK/ SRSCG0/C7	13	12	16	I/O	General-purpose digital I/O Test data input or test clock input MCLK output Low Power Debug: CPU Status Register Bit SCG0 Comparator input C7			
PJ.2/TMS/ACLK/ SROSCOFF/C8	14	13	17	I/O	General-purpose digital I/O Test mode select ACLK output Low Power Debug: CPU Status Register Bit OSCOFF Comparator input C8			
PJ.3/TCK/SRCPUOFF/ C9	15	14	18	I/O	General-purpose digital I/O Test clock Low Power Debug: CPU Status Register Bit CPUOFF Comparator input C9			
P4.0/A8	16	15	N/A	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 Analog input A8 – ADC (not available on devices without ADC)			
P4.1/A9	17	16	N/A	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 Analog input A9 – ADC (not available on devices without ADC)			
P4.2/A10	18	N/A	N/A	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 Analog input A10 – ADC (not available on devices without ADC)			
P4.3/A11	19	N/A	N/A	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 Analog input A11 – ADC (not available on devices without ADC)			
P2.5/TB0.0/UCA1TXD/ UCA1SIMO	20	17	19	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR0 capture: CCI0B input, compare: Out0 Transmit data – eUSCI_A1 UART mode Slave in, master out – eUSCI_A1 SPI mode			

NSTRUMENTS

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Table 3. Terminal Functions (continued)

TERMINAL						
NAME		NO. ⁽²⁾		I/O ⁽¹⁾	DESCRIPTION	
P2.6/TB0.1/UCA1RXD/ UCA1SOMI	RGZ 21	RHA 18	DA 20	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR1 compare: Out1 Receive data – eUSCI_A1 UART mode Slave out, master in – eUSCI_A1 SPI mode	
TEST/SBWTCK	22	19	21	I	Test mode pin – select digital I/O on JTAG pins Spy-Bi-Wire input clock	
RST/NMI/SBWTDIO	23	20	22	I/O	Reset input active low Non-maskable interrupt input Spy-Bi-Wire data input/output	
P2.0/TB0.6/UCA0TXD/ UCA0SIMO/TB0CLK/ ACLK	24	21	23	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR6 capture: CCI6B input, compare: Out6 Transmit data – eUSCI_A0 UART mode Slave in, master out – eUSCI_A0 SPI mode TB0 clock input ACLK output	
P2.1/TB0.0/UCA0RXD/ UCA0SOMI/TB0.0	25	22	24	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR0 capture: CCI0A input, compare: Out0 Receive data – eUSCI_A0 UART mode Slave out, master in – eUSCI_A0 SPI mode TB0 CCR0 capture: CCI0A input, compare: Out0	
P2.2/TB0.2/UCB0CLK	26	23	25	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR2 compare: Out2 Clock signal input – eUSCI_B0 SPI slave mode Clock signal output – eUSCI_B0 SPI master mode	
P3.4/TB0.3/SMCLK	27	24	26	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR3 capture: CCI3A input, compare: Out3 SMCLK output	
P3.5/TB0.4/COUT	28	25	27	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR4 capture: CCI4A input, compare: Out4 Comparator output	
P3.6/TB0.5	29	26	28	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR5 capture: CCI5A input, compare: Out5	
P3.7/TB0.6	30	27	29	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR6 capture: CCI6A input, compare: Out6	
P1.6/TB0.3/UCB0SIMO/ UCB0SDA/TA0.0	31	28	30	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR3 capture: CCI3B input, compare: Out3 Slave in, master out – eUSCI_B0 SPI mode I2C data – eUSCI_B0 I2C mode TA0 CCR0 capture: CCI0A input, compare: Out0	
P1.7/TB0.4/UCB0SOMI/ UCB0SCL/TA1.0	32	29	31	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0 CCR4 capture: CCI4B input, compare: Out4 Slave out, master in – eUSCI_B0 SPI mode I2C clock – eUSCI_B0 I2C mode TA1 CCR0 capture: CCI0A input, compare: Out0	
P4.4/TB0.5	33	30	32	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TB0CCR5 capture: CCI5B input, compare: Out5	



Table 3. Terminal Functions (continued)



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

www.ti.com

	IAL				
NAME		NO. ⁽²⁾		I/O ⁽¹⁾	DESCRIPTION
NAWE	RGZ	RHA	DA		
P4.5	34	N/A	N/A	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5
P4.6	35	N/A	N/A	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5
DVSS	36	31	33		Digital ground supply
DVCC	37	32	34		Digital power supply
P2.7	38	33	35	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5
P2.3/TA0.0/UCA1STE/ A6/C10	39	34	36	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TA0 CCR0 capture: CCI0B input, compare: Out0 Slave transmit enable – eUSCI_A1 SPI mode Analog input A6 – ADC (not available on devices without ADC) Comparator input C10
P2.4/TA1.0/UCA1CLK/ A7/C11	40	35	37	I/O	General-purpose digital I/O with port interrupt and wakeup from LPMx.5 TA1 CCR0 capture: CCI0B input, compare: Out0 Clock signal input – eUSCI_A1 SPI slave mode Clock signal output – eUSCI_A1 SPI master mode Analog input A7 – ADC (not available on devices without ADC) Comparator input C11
AVSS	41	36	38		Analog ground supply
PJ.6/HFXIN	42	37	1	I/O	General-purpose digital I/O Input for high-frequency crystal oscillator HFXT (in RHA and DA: MSP430FR595x and MSP430FR585x devices only)
PJ.7/HFXOUT	43	38	2	I/O	General-purpose digital I/O Output for high-frequency crystal oscillator HFXT (in RHA and DA: MSP430FR595x and MSP430FR585x devices only)
AVSS	44	N/A	N/A		Analog ground supply
PJ.4/LFXIN	45	37	1	I/O	General-purpose digital I/O Input for low-frequency crystal oscillator LFXT (in RHA and DA: MSP430FR594x and MSP430FR584x devices only)
PJ.5/LFXOUT	46	38	2	I/O	General-purpose digital I/O Output of low-frequency crystal oscillator LFXT (in RHA and DA: MSP430FR594x and MSP430FR584x devices only)
AVSS	47	39	3		Analog ground supply
AVCC	48	40	4		Analog power supply
QFN Pad	Pad	Pad	N/A		QFN package exposed thermal pad. Connection to V _{SS} is recommended.



SLAS704A - OCTOBER 2012 - REVISED OCTOBER 2013

Development Tools Support

All MSP430[™] microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at www.ti.com/msp430tools.

Hardware Features

See the Code Composer Studio for MSP430 User's Guide (SLAU157) for details on the available features.

MSP430 Architecture	4-Wire JTAG	2-Wire JTAG	Break- points (N)	Range Break- points	Clock Control	State Sequencer	Trace Buffer	LPMx.5 Debugging Support
MSP430Xv2	Yes	Yes	3	Yes	Yes	No	No	Yes

Recommended Hardware Options

Target Socket Boards

The target socket boards allow easy programming and debugging of the device using JTAG. They also feature header pin outs for prototyping. Target socket boards are orderable individually or as a kit with the JTAG programmer and debugger included. The following table shows the compatible target boards and the supported packages.

Package	Target Board and Programmer Bundle	Target Board Only
48-pin QFN (RGZ)	MSP-FET430U48C	MSP-TS430RGZ48C

Experimenter Boards

Experimenter Boards and Evaluation kits are available for some MSP430 devices. These kits feature additional hardware components and connectivity for full system evaluation and prototyping. See www.ti.com/msp430tools for details.

Debugging and Programming Tools

Hardware programming and debugging tools are available from TI and from its third party suppliers. See the full list of available tools at www.ti.com/msp430tools.

Production Programmers

The production programmers expedite loading firmware to devices by programming several devices simultaneously.

Part Number	PC Port	Features	Provider
MSP-GANG	Serial and USB	Program up to eight devices at a time. Works with PC or standalone.	Texas Instruments

Recommended Software Options

Integrated Development Environments

Software development tools are available from TI or from third parties. Open source solutions are also available.

This device is supported by Code Composer Studio[™] IDE (CCS).

MSP430Ware

MSP430Ware is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware also includes a high-level API called MSP430 Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware is available as a component of CCS or as a standalone package.



Command-Line Programmer

MSP430 Flasher is an open-source, shell-based interface for programming MSP430 microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP430 Flasher can be used to download binary files (.txt or .hex) files directly to the MSP430 microcontroller without the need for an IDE.

Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

Device and Development Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430[™] MCU devices and support tools. Each MSP430[™] MCU commercial family member has one of two prefixes: MSP or XMS (for example, MSP430F5259). Texas Instruments recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

XMS – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP – Fully qualified production device

Support tool development evolutionary flow:

MSPX – Development-support product that has not yet completed Texas Instruments internal qualification testing.

MSP - Fully-qualified development-support product

XMS devices and MSPX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZP) and temperature range (for example, T). Figure 1 provides a legend for reading the complete device name for any family member.



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

	Part Number Decoder								
MSP 430	F 5 438 A	I ZQW 1	r xx						
Processor Family			Optional: Additional Features						
430 MCU Platform			Optional: Tape and Reel						
Device Ty	ире	Packaging							
	Series	Optional: Ter	mperature Range						
	Feature Set	Optional: A = Re	vision						
Processor Family	CC = Embedded MSP = Mixed Si XMS = Experime	gnal Processor							
430 MCU Platform	TI's Low Power	Microcontroller Pl	atform						
Device Type	Memory Type C = ROM F = Flash FR = FRAM G = Flash/FRAM L = No Nonvolat		Specialized Application AFE = Analog Front End BT = Preprogrammed with Bluetooth BQ = Contactless Power CG = ROM Medical FE = Flash Energy Meter FG = Flash Medical FW = Flash Electronic Flow Meter						
Series	1 Series = Up to 2 Series = Up to 3 Series = Legad 4 Series = Up to	16 MHz cy	5 Series = Up to 25 MHz 6 Series = Up to 25 MHz w/ LCD 0 = Low Voltage Series						
Feature Set									

\leq
ш
ш
\sim
ľ
Ω
\mathbf{O}
-
ō
U
\mathbf{N}

Optional: A = Revision

Optional: Tape and Reel

Optional: Additional Features

Packaging

Optional: Temperature Range

N/A

 $S = 0^{\circ}C \text{ to } 50^{\circ}C \\ C = 0^{\circ}C \text{ to } 70^{\circ}C \\ I = -40^{\circ}C \text{ to } 85^{\circ}C \\ T = -40^{\circ}C \text{ to } 105^{\circ}C$

www.ti.com/packaging T = Small Reel (7 inch)

R = Large Reel (11 inch) No Markings = Tube or Tray

*-EP = Enhanced Product (-40°C to 105°C) *-HT = Extreme Temperature Parts (-55°C to 150°C)

Figure 1. Device Nomenclature



www.ti.com

Short-Form Description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.





www.ti.com

Operating Modes

The MSP430 has one active mode and seven software selectable low-power modes of operation. An interrupt event can wake up the device from low-power modes LPM0 through LPM4, service the request, and restore back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

Mode	A	М	LPM0	LPM1	LPM2	LPM3	LPM4	LPM3.5	LPI	/ 14.5
	Active	Active, FRAM Off ⁽¹⁾	CPU Off ⁽²⁾	CPU Off	Standby	Standby	Off	RTC only	Shutdown with SVS	Shutdown without SVS
Maximum System Clock	16	MHz	16 MHz	16 MHz	50 kHz	50 kHz	0 ⁽³⁾	50 kHz	0	(3)
Typical Current Consumption, $T_A = 25^{\circ}C$	100 μA/MHz					0.7 μΑ		0.5 µA		0.02 µA
Typical Wake-up Time	N	/A	instant	6 µs	6 µs	7 µs	7 µs	250 µs	250 µs	1000 µs
Wake-Up Events	N	/A	all	all	LF I/O Comp	LF I/O Comp	I/O Comp	RTC I/O	I/	0
CPU	C	n	off	off	off	off	off	reset	re	set
FRAM	on	off ⁽¹⁾	standby (or off ⁽¹⁾)	off	off	off	off	off	c	off
High-Frequency Peripherals	avai	lable	available	available	off	off	off	reset	et reset	
Low-Frequency Peripherals	avai	lable	available	available	available	available ⁽⁴⁾	off	RTC	reset	
Unclocked Peripherals ⁽⁵⁾	avai	lable	available	available	available	available ⁽⁴⁾	available ⁽⁴⁾	reset	reset	
MCLK	C	n	off	off	off	off	off	off	off	
SMCLK	optio	nal ⁽⁶⁾	optional ⁽⁶⁾	optional ⁽⁶⁾	off	off	off	off	off	
ACLK	a	n	on	on	on	on	off	off	c	off
Full Retention	y	es	yes	yes	yes	yes	yes	no	r	10
SVS	alw	ays	always	always	optional ⁽⁷⁾	optional ⁽⁷⁾	optional ⁽⁷⁾	optional ⁽⁷⁾	on ⁽⁸⁾	off ⁽⁹⁾
Brownout	alw	ays	always	always	always	always	always	always	alw	ays

Table 4. Operating Modes

(1) FRAM disabled in FRAM controller

(2) Disabling the FRAM through the FRAM controller allows the application to lower the LPM current consumption but the wake-up time increases as soon as FRAM is accessed (for example, to fetch an interrupt vector). For a non-FRAM wake-up (for example, DMA transfer to RAM) the wake-up is not delayed.

(3) All clocks disabled

(4) See Peripherals in LPM3 and LPM4, which describes the use of peripherals in LPM3 and LPM4.

(5) "Unclocked peripherals" are peripherals that do not require a clock source to operate; for example, the comparator and REF, or the eUSCI when operated as an SPI slave.

(6) Controlled by SMCLKOFF.

(7) Activated SVS (SVSHE = 1) results in higher current consumption. SVS is not included in typical current consumption.

(8) SVSHE = 1

(9) SVSHE = 0



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Peripherals in LPM3 and LPM4

Most peripherals can be activated to be operational in LPM3 if clocked by ACLK. Some modules are operational in LPM4, because they do not require a clock to operate (for example, the comparator). Activating a peripheral in LPM3 or LPM4 increases the current consumption due to its active supply current contribution but also due to an additional idle current. To limit the idle current adder, certain peripherals are grouped together. To achieve optimal current consumption, use modules within one group and limit the number of groups with active modules. The grouping is shown in Table 5. Modules not listed in this table are either already included in the standard LPM3 current consumption or cannot be used in LPM3 or LPM4.

The idle current adder is very small at room temperature (25°C) but increases at high temperatures (85°C); refer to the I_{IDLE} current parameters in the electrical characteristics section for details.

Group B
Timer TA0
Timer TA3
Comparator
ADC12_B
REF_A

Table 5. Peripheral Groups

Interrupt Vector Table and Signatures

The interrupt vectors, the power-up start address and signatures are located in the address range 0FFFFh to 0FF80h. Table 6 summarizes the content of this address range.

The power-up start address or reset vector is located at 0FFFFh to 0FFFEh. It contains the 16-bit address pointing to the start address of the application program.

The interrupt vectors start at 0FFFDh extending to lower addresses. Each vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

The vectors programmed into the address range from 0FFFFh to 0FFE0h are used as BSL password (if enabled by the corresponding signature).

The signatures are located at 0FF80h extending to higher addresses. Signatures are evaluated during device start-up. Starting from address 0FF88h extending to higher addresses a JTAG password can programmed. The password can extend into the interrupt vector locations using the interrupt vector addresses as additional bits for the password.

Refer to the chapter "System Resets, Interrupts, and Operating Modes, System Control Module (SYS)" in the *MSP430FR58xx*, *MSP430FR69xx*, *MSP430FR69xx*, *MSP430FR69xx*, *Family User's Guide* (SLAU367) for details.

EXAS NSTRUMENTS

MSP430FR58xx

MSP430FR59xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

ww.ti.com		EAGT04A = OCTOBEN	2012-REVISEL	OCTOBER 201			
Table 6. Interrupt Sources, Flags, Vectors, and Signatures							
INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY			
System Reset Power-Up, Brownout, Supply Supervisor External Reset RST Watchdog Timeout (Watchdog mode) WDT, FRCTL MPU, CS, PMM Password Violation FRAM uncorrectable bit error detection MPU segment violation Software POR, BOR	SVSHIFG PMMRSTIFG WDTIFG WDTPW, FRCTLPW, MPUPW, CSPW, PMMPW UBDIFG MPUSEGIIFG, MPUSEG2IFG, MPUSEG3IFG PMMPORIFG, PMMBORIFG (SYSRSTIV) ^{(1) (2)}	Reset	0FFFEh	highest			
System NMI Vacant Memory Access JTAG Mailbox FRAM access time error FRAM bit error detection MPU segment violation	VMAIFG JMBNIFG, JMBOUTIFG ACCTEIFG CBDIFG, UBDIFG MPUSEGIIFG, MPUSEG1IFG, MPUSEG2IFG, MPUSEG3IFG (SYSSNIV) ^{(1) (3)}	(Non)maskable	0FFFCh				
User NMI External NMI Oscillator Fault	NMIIFG, OFIFG (SYSUNIV) ^{(1) (3)}	(Non)maskable	0FFFAh				
Comparator_E	CEIFG, CEIIFG (CEIV) ⁽¹⁾	Maskable	0FFF8h				
TB0	TB0CCR0.CCIFG	Maskable	0FFF6h				
TB0	TB0CCR1.CCIFG TB0CCR6.CCIFG, TB0CTL.TBIFG (TB0IV) ⁽¹⁾	Maskable	0FFF4h				
Watchdog Timer (Interval Timer	WDTIFG	Maskable	0FFF2h				

PRODUCT PREVIEW

1D0	(TB0IV) ⁽¹⁾	Maskable	0111411	
Watchdog Timer (Interval Timer Mode)			0FFF2h	
eUSCI_A0 Receive or Transmit	UCA0IFG: UCRXIFG, UCTXIFG (SPI mode) UCA0IFG:UCSTTIFG, UCTXCPTIFG, UCRXIFG, UCTXIFG (UART mode) (UCA0IV) ⁽¹⁾	Maskable	0FFF0h	
eUSCI_B0 Receive or Transmit	UCB0IFG: UCRXIFG, UCTXIFG (SPI mode) UCB0IFG: UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG (I2C mode) (UCB0IV) ⁽¹⁾	Maskable	OFFEEh	
ADC12_B	ADC12IFG0 to ADC12IFG31 ADC12LOIFG, ADC12INIFG, ADC12HIIFG, ADC12RDYIFG, ADC210VIFG, ADC12TOVIFG (ADC12IV) ^{(1) (4)}	Maskable	0FFECh	
TA0	TA0CCR0.CCIFG	Maskable	0FFEAh	
TA0	TA0CCR1.CCIFG, TA0CCR2.CCIFG, TA0CTL.TAIFG (TA0IV) ⁽¹⁾	Maskable	0FFE8h	
eUSCI_A1 Receive or Transmit	UCA1IFG: UCRXIFG, UCTXIFG (SPI mode) UCA1IFG: UCSTTIFG, UCTXCPTIFG, UCRXIFG, UCTXIFG (UART mode) (UCA1IV) ⁽¹⁾	Maskable	0FFE6h	
DMA	DMA0CTL.DMAIFG, DMA1CTL.DMAIFG, DMA2CTL.DMAIFG (DMAIV) ⁽¹⁾	Maskable	0FFE4h	
TA1	TA1CCR0.CCIFG	Maskable	0FFE2h	

(2)

Multiple source flags A reset is generated if the CPU tries to fetch instructions from within peripheral space (Non)maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable cannot disable it. (3)

(4) Only on devices with ADC, otherwise reserved.



SLAS704A - OCTOBER 2012-REVISED OCTOBER 2013

www.ti.com

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
TA1	TA1CCR1.CCIFG, TA1CCR2.CCIFG, TA1CTL.TAIFG (TA1IV) ⁽¹⁾	Maskable	0FFE0h	
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) ⁽¹⁾	Maskable	0FFDEh	
TA2	TA2CCR0.CCIFG	Maskable	0FFDCh	
TA2	TA2CCR1.CCIFG TA2CTL.TAIFG (TA2IV) ⁽¹⁾	Maskable	0FFDAh	
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) ⁽¹⁾	Maskable	0FFD8h	
TA3	TA3CCR0.CCIFG	Maskable	0FFD6h	
TA3	TA3CCR1.CCIFG TA3CTL.TAIFG (TA3IV) ⁽¹⁾	Maskable	0FFD4h	
I/O Port P3	P3IFG.0 to P3IFG.7 (P3IV) ⁽¹⁾	Maskable	0FFD2h	
I/O Port P4	P4IFG.0 to P4IFG.2 (P4IV) ⁽⁵⁾	Maskable	0FFD0h	
RTC_B	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG, RTCOFIFG (RTCIV) ⁽⁵⁾	Maskable	0FFCEh	
AES (Reserved on MSP430FR58xx)	AESRDYIFG	Maskable	0FFCCh	lowest
			0FFCAh	
Reserved	Reserved ⁽⁶⁾		:	
			0FF8Ch	
	IP Encapsulation Signature2 ⁽⁶⁾		0FF8Ah	
	IP Encapsulation Signature1 ⁽⁶⁾⁽⁸⁾		0FF88h	
Signatures ⁽⁷⁾	BSL Signature2		0FF86h	
Signatures	BSL Signature1		0FF84h	
	JTAG Signature2		0FF82h	
	JTAG Signature1		0FF80h	

(5)

Multiple source flags May contain a JTAG password required to enable JTAG access to the device. (6)

(7)

Signatures are evaluated during device start-up. See the "System Resets, Interrupts, and Operating Modes, System Control Module (SYS)" chapter in the MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide (SLAU367) for details.

Must not contain 0AAAAh if used as JTAG password. (8)





SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Memory Organization

Table 7. Memory Organization 4				
		MSP430FR59x9 MSP430FR58x9	MSP430FR59x8 MSP430FR58x8	MSP430FR59x7 MSP430FR58x7
Memory (FRAM) Main: interrupt vectors and signatures Main: code memory	Total Size	63 KB 00FFFFh–00FF80h 013FFFh–004400h	47 KB 00FFFFh–00FF80h 00FF7Fh–004400h	32 KB 00FFFFh–00FF80h 00FF7Fh–008000h
RAM		2 KB 0023FFh–001C00h	2 KB 0023FFh–001C00h	1 KB 001FFFh–001C00h
Device Descriptor Info (TLV) (FRAM)		256 B 001AFFh–001A00h	256 B 001AFFh–001A00h	256 B 001AFFh–001A00h
	Info A	128 B 0019FFh–001980h	128 B 0019FFh–001980h	128 B 0019FFh–001980h
Information memory (FRAM)	Info B	128 B 00197Fh–001900h	128 B 00197Fh–001900h	128 B 00197Fh–001900h
	Info C	128 B 0018FFh–001880h	128 B 0018FFh–001880h	128 B 0018FFh–001880h
	Info D	128 B 00187Fh–001800h	128 B 00187Fh–001800h	128 B 00187Fh–001800h
	BSL 3	512 B 0017FFh–001600h	512 B 0017FFh–001600h	512 B 0017FFh–001600h
Bootstrap loader (BSL) memory (ROM)	BSL 2	512 B 0015FFh–001400h	512 B 0015FFh–001400h	512 B 0015FFh–001400h
	BSL 1	512 B 0013FFh–001200h	512 B 0013FFh–001200h	512 B 0013FFh–001200h
	BSL 0	512 B 0011FFh–001000h	512 B 0011FFh–001000h	512 B 0011FFh–001000h
Peripherals	Size	4 KB 000FFFh–0h	4 KB 000FFFh–0h	4 KB 000FFFh–0h

Table 7. Memory Organization⁽¹⁾

(1) All address space not listed is considered vacant memory.



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Bootstrap Loader (BSL)

The BSL enables users to program the FRAM or RAM using a UART serial interface. Access to the device memory through the BSL is protected by an user-defined password. Use of the BSL requires four pins as shown in Table 8. BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins. For a complete description of the features of the BSL and its implementation, see the *MSP430 Programming Via the Bootstrap Loader User's Guide* (SLAU319).

DEVICE SIGNAL	BSL FUNCTION	
RST/NMI/SBWTDIO Entry sequence signal		
TEST/SBWTCK	Entry sequence signal	
P2.0	Devices with UART BSL: Data transmit	
P2.1	Devices with UART BSL: Data receive	
VCC	Power supply	
VSS	Ground supply	

JTAG Operation

JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in Table 9. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* (SLAU278). For a complete description of the features of the JTAG interface and its implementation, see *MSP430 Programming Via the JTAG Interface* (SLAU320).

DEVICE SIGNAL	DIRECTION	FUNCTION
PJ.3/TCK	IN JTAG clock input	
PJ.2/TMS	IN	JTAG state control
PJ.1/TDI/TCLK	DI/TCLK IN JTAG data input, TCLK inp	
PJ.0/TDO	J.0/TDO OUT JTAG data output	
TEST/SBWTCK	T/SBWTCK IN Enable JTAG pins	
RST/NMI/SBWTDIO	RST/NMI/SBWTDIO IN E	
VCC	VCC	
VSS		Ground supply

Table 9. JTAG Pin Requirements and Functions

Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in Table 10. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* (SLAU278). For a complete description of the features of the JTAG interface and its implementation, see *MSP430 Programming Via the JTAG Interface* (SLAU320).

DEVICE SIGNAL	DIRECTION	FUNCTION				
TEST/SBWTCK	TEST/SBWTCK IN Spy-Bi-Wire clock in					
RST/NMI/SBWTDIO	IN, OUT	Spy-Bi-Wire data input and output				
VCC		Power supply				
VSS		Ground supply				

Table 10. Spy-Bi-Wire Pin Requirements and Functions

PRODUCT PREVIEW



www.ti.com

FRAM Memory

The FRAM memory can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. Features of the FRAM memory include:

- Ultralow-power ultrafast-write nonvolatile memory
- Byte and word access capability
- Programmable wait state generation
- Error correction coding (ECC)

NOTE

Wait States

For MCLK frequencies > 8 MHz, wait states must be configured following the flow described in the "Wait State Control" section of the "FRAM Controller (FRCTRL)" chapter in the *MSP430FR58xx*, *MSP430FR59xx*, *MSP430FR68xx*, *MSP430FR69xx* Family User's Guide (SLAU367).

Memory Protection Unit Including IP Encapsulation

The FRAM memory can be protected from inadvertent CPU execution, read access, or write access by the MPU. Features of the MPU include:

- IP encapsulation with programmable boundaries in steps of 1KB (prevents reads from "outside"; for example, JTAG or non-IP software).
- Main memory partitioning is programmable up to three segments in steps of 1KB.
- Each segment's access rights can be individually selected (main and information memory).
- Access violation flags with interrupt capability for easy servicing of access violations.

Peripherals

Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be handled using all instructions. For complete module descriptions, see the *MSP430FR58xx*, *MSP430FR58xx*, *MSP430FR69xx* Family User's Guide (SLAU367).

Digital I/O

There are up to four 8-bit I/O ports implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt and LPM3.5 and LPM4.5 wakeup input capability is available for all ports.
- Read and write access to port control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.
- Capacitive Touch functionality is supported on all pins of ports P1, P2, P3, P4, and PJ.
- No cross-currents during start-up.

NOTE

Configuration of Digital I/Os After BOR Reset

To prevent any cross currents during start-up of the device, all port pins are highimpedance with Schmitt triggers, and their module functions disabled. To enable the I/O functionality after a BOR reset, the ports must be configured first and then the LOCKLPM5 bit must be cleared. For details, refer to the "Configuration After Reset" section of the "Digital I/O" chapter in the *MSP430FR58xx*, *MSP430FR59xx*, *MSP430FR68xx*, *MSP430FR69xx Family User's Guide* (SLAU367).



Oscillator and Clock System (CS)

The clock system includes support for a 32-kHz watch crystal oscillator XT1 (LF), an internal very-low-power lowfrequency oscillator (VLO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator XT2 (HF). The clock system module is designed to meet the requirements of both low system cost and low power consumption. A fail-safe mechanism exists for all crystal sources. The clock system module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (LFXT1), the internal low-frequency oscillator (VLO), or a digital external low frequency (<50 kHz) clock source.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced from a high-frequency crystal (HFXT2), the internal digitally-controlled oscillator DCO, a 32-kHz watch crystal (LFXT1), the internal low-frequency oscillator (VLO), or a digital external clock source.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to MCLK.

Power Management Module (PMM)

The primary functions of the PMM are:

- Supply regulated voltages to the core logic
- Supervise voltages that are connected to the device (at DVCC pins)
- Give reset signals to the device during power-on and power-off

Hardware Multiplier (MPY)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module supports signed multiplication, unsigned multiplication, signed multiply-and-accumulate, and unsigned multiply-and-accumulate operations.

Real-Time Clock (RTC_B) (Only MSP430FR596x, MSP430FR594x, MSP430FR586x, and MSP430FR584x)

The RTC_B module contains an integrated real-time clock (RTC). It integrates an internal calendar that compensates for months with less than 31 days and includes leap year correction. The RTC_B also supports flexible alarm functions and offset-calibration hardware. RTC operation is available in LPM3.5 modes to minimize power consumption.

Watchdog Timer (WDT_A)

The primary function of the WDT_A module is to perform a controlled system restart if a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

WDTSSELx	NORMAL OPERATION (WATCHDOG AND INTERVAL TIMER MODE)			
00	SMCLK			
01	ACLK			
10	VLOCLK			
11	LFMODOSC			

Table 11. WDT_A Clocks

System Module (SYS)

The SYS module manages many of the system functions within the device. These include power on reset (POR) and power up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators, bootstrap loader (BSL) entry mechanisms, and configuration management (device descriptors). The SYS module also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the application.



MSP430FR59xx MSP430FR58xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Table 12. S	System Module	Interrupt Veo	tor Registers
	·		

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
SYSRSTIV, System Reset	019Eh	No interrupt pending	00h	
		Brownout (BOR)	02h	Highest
		RSTIFG RST/NMI (BOR)	04h	
		PMMSWBOR software BOR (BOR)	06h	
		LPMx.5 wakeup (BOR)	08h	
		Security violation (BOR)	0Ah	
		Reserved	0Ch	
		SVSHIFG SVSH event (BOR)	0Eh	
		Reserved	10h	
		Reserved	12h	
		PMMSWPOR software POR (POR)	14h	
		WDTIFG watchdog timeout (PUC)	16h	
		WDTPW password violation (PUC)	18h	
		FRCTLPW password violation (PUC)	1Ah	
		Uncorrectable FRAM bit error detection (PUC)	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMMPW PMM password violation (PUC)	20h	
		MPUPW MPU password violation (PUC)	22h	
		CSPW CS password violation (PUC)	24h	
		MPUSEGPIFG encapsulated IP memory segment violation (PUC)	26h	
		MPUSEGIIFG information memory segment violation (PUC)	28h	
		MPUSEG1IFG segment 1 memory violation (PUC)	2Ah	
		MPUSEG2IFG segment 2 memory violation (PUC)	2Ch	
		MPUSEG3IFG segment 3 memory violation (PUC)	2Eh	
		Reserved	30h	
		Reserved	32h to 3Eh	Lowest
SYSSNIV, System NMI	019Ch	No interrupt pending	00h	
		SVS low-power reset entry	02h	Highest
		Uncorrectable FRAM bit error detection	04h	
		ACCTEIFG access time error	06h	
		MPUSEGPIFG encapsulated IP memory segment violation	08h	
		MPUSEGIIFG information memory segment violation	0Ah	
		MPUSEG1IFG segment 1 memory violation	0Ch	
		MPUSEG2IFG segment 2 memory violation	0Eh	
		MPUSEG3IFG segment 3 memory violation	10h	
		VMAIFG Vacant memory access	12h	
		JMBINIFG JTAG mailbox input	14h	
		JMBOUTIFG JTAG mailbox output	16h	
		Correctable FRAM bit error detection	18h	
		Reserved	1Ah to 1Eh	Lowest
SYSUNIV, User NMI	019Ah	No interrupt pending	00h	
		NMIFG NMI pin	02h	Highest
		OFIFG oscillator fault	04h	
		Reserved	06h	
		Reserved	08h	



www.ti.com

Table 12. System Module Interrupt Vector Registers (continued)

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
		Reserved	0Ah to 1Eh	Lowest

DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC10_B conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

TRIGGER	CHANNEL 0	CHANNEL 1	CHANNEL 2
0	DMAREQ	DMAREQ	DMAREQ
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG
3	TA1CCR0 CCIFG	TA1CCR0 CCIFG	TA1CCR0 CCIFG
4	TA1CCR2 CCIFG	TA1CCR2 CCIFG	TA1CCR2 CCIFG
5	TA2 CCR0 CCIFG	TA2 CCR0 CCIFG	TA2 CCR0 CCIFG
6	TA3 CCR0 CCIFG	TA3 CCR0 CCIFG	TA3 CCR0 CCIFG
7	TB0CCR0 CCIFG	TB0CCR0 CCIFG	TB0CCR0 CCIFG
8	TB0CCR2 CCIFG	TB0CCR2 CCIFG	TB0CCR2 CCIFG
9	Reserved	Reserved	Reserved
10	Reserved	Reserved	Reserved
11	AES Trigger 0 ⁽²⁾	AES Trigger 0 ⁽²⁾	AES Trigger 0 ⁽²⁾
12	AES Trigger 1 ⁽²⁾	AES Trigger 1 ⁽²⁾	AES Trigger 1 ⁽²⁾
13	AES Trigger 2 ⁽²⁾	AES Trigger 2 ⁽²⁾	AES Trigger 2 ⁽²⁾
14	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG
15	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG
16	UCA1RXIFG	UCA1RXIFG	UCA1RXIFG
17	UCA1TXIFG	UCA1TXIFG	UCA1TXIFG
18	UCB0RXIFG (SPI) UCB0RXIFG0 (I2C)	UCB0RXIFG (SPI) UCB0RXIFG0 (I2C)	UCB0RXIFG (SPI) UCB0RXIFG0 (I2C)
19	UCB0TXIFG (SPI) UCB0TXIFG0 (I2C)	UCB0TXIFG (SPI) UCB0TXIFG0 (I2C)	UCB0TXIFG (SPI) UCB0TXIFG0 (I2C)
20	UCB0RXIFG1 (I2C)	UCB0RXIFG1 (I2C)	UCB0RXIFG1 (I2C)
21	UCB0TXIFG1 (I2C)	UCB0TXIFG1 (I2C)	UCB0TXIFG1 (I2C)
22	UCB0RXIFG2 (I2C)	UCB0RXIFG2 (I2C)	UCB0RXIFG2 (I2C)
23	UCB0TXIFG2 (I2C)	UCB0TXIFG2 (I2C)	UCB0TXIFG2 (I2C)
24	UCB0RXIFG3 (I2C)	UCB0RXIFG3 (I2C)	UCB0RXIFG3 (I2C)
25	UCB0TXIFG3 (I2C)	UCB0TXIFG3 (I2C)	UCB0TXIFG3 (I2C)
26	ADC12 end of conversion ⁽³⁾	ADC12 end of conversion ⁽³⁾	ADC12 end of conversion ⁽³
27	Reserved	Reserved	Reserved
28	Reserved	Reserved	Reserved
29	MPY ready	MPY ready	MPY ready
30	DMA2IFG	DMA0IFG	DMA1IFG
31	DMAE0	DMAE0	DMAE0

Table 13. DMA Trigger Assignments⁽¹⁾

(1)

If a reserved trigger source is selected, no trigger is generated. Only on devices with AES Accelerator. Reserved on MSP430FR58xx devices without AES. (2)

(3) Only on devices with ADC. Reserved on devices without ADC.



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Enhanced Universal Serial Communication Interface (eUSCI)

The eUSCI modules are used for serial data communication. The eUSCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and l^2C , and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA.

The eUSCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, and IrDA.

The eUSCI_Bn module provides support for SPI (3 pin or 4 pin) and I2C.

Two eUSCI_A modules and one eUSCI_B module are implemented.

MSP430FR59xx MSP430FR58xx



www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

TA0, TA1

TA0 and TA1 are 16-bit timers and counters (Timer_A type) with three capture/compare registers each. Each can support multiple captures or compares, PWM outputs, and interval timing. Each has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

INPUT PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PORT PIN
P1.2	TA0CLK	TACLK				
	ACLK (internal)	ACLK	Timer	N1/A	N1/A	
	SMCLK (internal)	SMCLK	Timer	N/A	N/A	
P1.2	TAOCLK	INCLK				
P1.6	TA0.0	CCI0A				P1.6
P2.3	TA0.0	CCI0B	0.054	TA0 TA0.0	T40.0	P2.3
	DVSS	GND	CCR0		TAU.U	
	DVCC	V _{CC}				
P1.0	TA0.1	CCI1A				P1.0
	COUT (internal)	CCI1B	CCR1 TA1	TA1	1 TA0.1	ADC12(internal) ⁽¹⁾ ADC12SHSx = {1}
	DVSS	GND				
	DVCC	V _{CC}				
P1.1	TA0.2	CCI2A	CCR2			P1.1
	ACLK (internal)	CCI2B		TAO	TAGO	
	DVSS	GND		TA2	TA0.2	
	DVCC	V _{CC}				

Table 14. TA0 Signal Connections

(1) Only on devices with ADC.

Table 15. TA1 Signal Connections

INPUT PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PORT PIN			
P1.1	TA1CLK	TACLK							
	ACLK (internal)	ACLK	Timor	N1/A	NI/A				
	SMCLK (internal)	SMCLK	Timer	N/A	N/A				
P1.1	TA1CLK	INCLK							
P1.7	TA1.0	CCI0A	CCR0			P1.7			
P2.4	TA1.0	CCI0B		CCR0 TA	TAO	TAA O	P2.4		
	DVSS	GND			TAU	TA1.0			
	DVCC	V _{CC}							
P1.2	TA1.1	CCI1A				P1.2			
	COUT (internal)	CCI1B	CCR1	CCR1	CCR1	CCR1	TA1	TA1.1	ADC12(internal) ⁽¹⁾ ADC12SHSx = $\{4\}$
	DVSS	GND							
	DVCC	V _{CC}							
P1.3	TA1.2	CCI2A	0000			P1.3			
	ACLK (internal)	CCI2B		TAO	T A4 0				
	DVSS	GND	CCR2	TA2	TA1.2				
	DVCC	V _{CC}							

(1) Only on devices with ADC.





www.ti.com TA2, TA3

TA2 and TA3 are 16-bit timers and counters (Timer_A type) with two capture/compare registers each and with internal connections only. Each can support multiple captures or compares, PWM outputs, and interval timing. Each has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
COUT (internal)	TACLK			
ACLK (internal)	ACLK			
SMCLK (internal)	SMCLK	Timer	N/A	
From Capacitive Touch IO 0 (internal)	INCLK			
TA3 CCR0 output (internal)	CCI0A			TA3 CCI0A input
ACLK (internal)	CCI0B	CCR0	TAO	
DVSS	GND			
DVCC	V _{CC}			
From Capacitive Touch IO 0 (internal)	CCI1A			ADC12(internal) ⁽¹⁾ ADC12SHSx = {5}
COUT (internal)	CCI1B	CCR1	TA1	
DVSS	GND			
DVCC	V _{CC}			

Table 16. TA2 Signal Connections

(1) Only on devices with ADC

Table 17. TA3 Signal Connections

DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL
COUT (internal)	TACLK			
ACLK (internal)	ACLK			
SMCLK (internal)	SMCLK	Timer	N/A	
From Capacitive Touch IO 1 (internal)	INCLK			
TA2 CCR0 output (internal)	CCI0A			TA2 CCI0A input
ACLK (internal)	CCI0B	CCR0	TAO	
DVSS	GND			
DVCC	V _{CC}			
From Capacitive Touch IO 1 (internal)	CCI1A			ADC12(internal) ⁽¹⁾ ADC12SHSx = {6}
COUT (internal)	CCI1B	CCR1	TA1	
DVSS	GND			
DVCC	V _{CC}			

(1) Only on devices with ADC



www.ti.com

TB0

TB0 is a 16-bit timer and counter (Timer_B type) with seven capture/compare registers. It can support multiple captures or compares, PWM outputs, and interval timing. It has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

INPUT PORT PIN	DEVICE INPUT SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT SIGNAL	OUTPUT PORT PIN
P2.0	TB0CLK	TBCLK				
	ACLK (internal)	ACLK	Timer	N1/A	N1/A	
	SMCLK (internal)	SMCLK		N/A	N/A	
P2.0	TB0CLK	INCLK				
P2.1	TB0.0	CCI0A				P2.1
P2.5	TB0.0	CCI0B				P2.5
	DVSS	GND	CCR0	TB0	TB0.0	ADC12 (internal) ⁽¹⁾ ADC12SHSx = {2}
	DVCC	V _{CC}				
P1.4	TB0.1	CCI1A				P1.4
	COUT (internal)	CCI1B				P2.6
	DVSS	GND	CCR1	TB1	TB0.1	ADC12 (internal) ⁽¹⁾ ADC12SHSx = {3}
	DVCC	V _{CC}				
P1.5	TB0.2	CCI2A				P1.5
	ACLK (internal)	CCI2B	CCR2	TB2	TB0.2	P2.2
	DVSS	GND	CORZ	TDZ	100.2	
	DVCC	V _{CC}				
P3.4	TB0.3	CCI3A				P3.4
P1.6	TB0.3	CCI3B	CCR3	ТВЗ	TB0.3	P1.6
	DVSS	GND	CORS	165	100.5	
	DVCC	V _{CC}				
P3.5	TB0.4	CCI4A				P3.5
P1.7	TB0.4	CCI4B	CCR4	TB4	TB0.4	P1.7
	DVSS	GND	CCR4	104	100.4	
	DVCC	V _{CC}				
P3.6	TB0.5	CCI5A				P3.6
P4.4	TB0.5	CCI5B	CODE	TB5	TB0.5	P4.4
	DVSS	GND	CCR5	COL	100.5	
	DVCC	V _{CC}				
P3.7	TB0.6	CCI6A				P3.7
P2.0	TB0.6	CCI6B	CODE	TDC	TDO 6	P2.0
	DVSS	GND	CCR6	TB6	TB0.6	
	DVCC	V _{CC}				

Table 18. TB0 Signal Connections

(1) Only on devices with ADC.



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

ADC12_B

The ADC12_B module supports fast 12-bit analog-to-digital conversions with differential and single-ended inputs. The module implements a 12-bit SAR core, sample select control, reference generator, and a conversion result buffer. A window comparator with a lower and upper limit allows CPU-independent result monitoring with three window comparator interrupt flags.

The external trigger sources available are summarized in Table 19.

The available multiplexing between internal and external analog inputs is listed in Table 20.

4001	2SHSx	
BINARY	DECIMAL	CONNECTED TRIGGER SOURCE
000	0	Software (ADC12SC)
001	1	TA0 CCR1 output
010	2	TB0 CCR0 output
011	3	TB0 CCR1 output
100	4	TA1 CCR1 output
101	5	TA2 CCR1 output
110	6	TA3 CCR1 output
111	7	Reserved (DVSS)

Table 19. ADC12_B Trigger Signal Connections

CONTROL BIT	EXTERNAL (CONTROL BIT = 0)	INTERNAL (CONTROL BIT = 1)
ADC12BATMAP	A31	Battery Monitor
ADC12TCMAP	A30	Temperature Sensor
ADC12CH0MAP	A29	N/A ⁽¹⁾
ADC12CH1MAP	A28	N/A ⁽¹⁾
ADC12CH2MAP	A27	N/A ⁽¹⁾
ADC12CH3MAP	A26	N/A ⁽¹⁾

(1) N/A = No internal signal is available on this device.

Comparator_E

The primary function of the Comparator_E module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

AES256 Accelerator (Only MSP430FR59xx)

The AES accelerator module performs encryption and decryption of 128-bit data with 128-bit, 192-bit, or 256-bit keys according to the Advanced Encryption Standard (AES) (FIPS PUB 197) in hardware.

True Random Seed (Only MSP430FR59xx)

The Device Descriptor Information (TLV) section contains a 128-bit true random seed that can be used to implement a deterministic random number generator.

Shared Reference (REF)

The REF module is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.



www.ti.com

Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The S version of the EEM that is implemented on all devices has the following features:

- · Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level

Peripheral File Map

For complete module register descriptions, see the *MSP430FR58xx*, *MSP430FR59xx*, *MSP430FR69xx*, *MSP430FR6x*

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE	
Special Functions (see Table 22)	0100h	000h-01Fh	
PMM (see Table 23)	0120h	000h-01Fh	
FRAM Control (see Table 24)	0140h	000h-00Fh	
CRC16 (see Table 25)	0150h	000h-007h	
Watchdog (see Table 26)	015Ch	000h-001h	
CS (see Table 27)	0160h	000h-00Fh	
SYS (see Table 28)	0180h	000h-01Fh	
Shared Reference (see Table 29)	01B0h	000h-001h	
Port P1, P2 (see Table 30)	0200h	000h-01Fh	
Port P3, P4 (see Table 31)	0220h	000h-01Fh	
Port PJ (see Table 32)	0320h	000h-01Fh	
TA0 (see Table 33)	0340h	000h-02Fh	
TA1 (see Table 34)	0380h	000h-02Fh	
TB0 (see Table 35)	03C0h	000h-02Fh	
TA2 (see Table 36)	0400h	000h-02Fh	
Capacitive Touch IO 0 (see Table 37)	0430h	000h-00Fh	
TA3 (see Table 38)	0440h	000h-02Fh	
Capacitive Touch IO 1 (see Table 39)	0470h	000h-00Fh	
Real-Time Clock (RTC_B) (see Table 40)	04A0h	000h-01Fh	
32-Bit Hardware Multiplier (see Table 41)	04C0h	000h-02Fh	
DMA General Control (see Table 42)	0500h	000h-00Fh	
DMA Channel 0 (see Table 42)	0510h	000h-00Fh	
DMA Channel 1 (see Table 42)	0520h	000h-00Fh	
DMA Channel 2 (see Table 42)	0530h	000h-00Fh	
MPU Control (see Table 43)	05A0h	000h-00Fh	
eUSCI_A0 (see Table 44)	05C0h	000h-01Fh	
eUSCI_A1 (see Table 45)	05E0h	000h-01Fh	
eUSCI_B0 (see Table 46)	0640h	000h-02Fh	
ADC12_B (see Table 47)	0800h	000h-09Fh	
Comparator_E (see Table 48)	08C0h	000h-00Fh	
AES (see Table 49)	09C0h	000h-00Fh	

Table 21. Peripherals



SLAS704A - OCTOBER 2012 - REVISED OCTOBER 2013

Table 22. Special Function Registers (Base Address: 0100h)				
REGISTER DESCRIPTION REGISTER OFFSET				
SFR interrupt enable	SFRIE1	00h		
SFR interrupt flag	SFRIFG1	02h		
SFR reset pin control	SFRRPCR	04h		

Table 23. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM Control 0	PMMCTL0	00h
PMM interrupt flags	PMMIFG	0Ah
PM5 Control 0	PM5CTL0	10h

Table 24. FRAM Control Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
FRAM control 0	FRCTL0	00h
General control 0	GCCTL0	04h
General control 1	GCCTL1	06h

Table 25. CRC16 Registers (Base Address: 0150h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRCDIRB	02h
CRC initialization and result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

Table 26. Watchdog Registers (Base Address: 015Ch)

	•	
REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

Table 27. CS Registers (Base Address: 0160h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CS control 0	CSCTL0	00h
CS control 1	CSCTL1	02h
CS control 2	CSCTL2	04h
CS control 3	CSCTL3	06h
CS control 4	CSCTL4	08h
CS control 5	CSCTL5	0Ah
CS control 6	CSCTL6	0Ch

Table 28. SYS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch

Copyright © 2012–2013, Texas Instruments Incorporated



MSP430FR59xx

MSP430FR58xx

www.ti.com

Table 28. SYS Registers (Base Address: 0180h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
Reset vector generator	SYSRSTIV	1Eh

Table 29. Shared Reference Registers (Base Address: 01B0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Shared reference control	REFCTL	00h

Table 30. Port P1, P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 pullup/pulldown enable	P1REN	06h
Port P1 selection 0	P1SEL0	0Ah
Port P1 selection 1	P1SEL1	0Ch
Port P1 interrupt vector word	P1IV	0Eh
Port P1 complement selection	P1SELC	16h
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 pullup/pulldown enable	P2REN	07h
Port P2 selection 0	P2SEL0	0Bh
Port P2 selection 1	P2SEL1	0Dh
Port P2 complement selection	P2SELC	17h
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

Table 31. Port P3, P4 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 pullup/pulldown enable	P3REN	06h
Port P3 selection 0	P3SEL0	0Ah
Port P3 selection 1	P3SEL1	0Ch
Port P3 interrupt vector word	P3IV	0Eh
Port P3 complement selection	P3SELC	16h
Port P3 interrupt edge select	P3IES	18h
Port P3 interrupt enable	P3IE	1Ah
Port P3 interrupt flag	P3IFG	1Ch
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Table 31. Port P3, P4 Registers (Base Address: 0220h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P4 pullup/pulldown enable	P4REN	07h
Port P4 selection 0	P4SEL0	0Bh
Port P4 selection 1	P4SEL1	0Dh
Port P4 complement selection	P4SELC	17h
Port P4 interrupt vector word	P4IV	1Eh
Port P4 interrupt edge select	P4IES	19h
Port P4 interrupt enable	P4IE	1Bh
Port P4 interrupt flag	P4IFG	1Dh

Table 32. Port J Registers (Base Address: 0320h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ pullup/pulldown enable	PJREN	06h
Port PJ selection 0	PJSEL0	0Ah
Port PJ selection 1	PJSEL1	0Ch
Port PJ complement selection	PJSELC	16h

Table 33. TA0 Registers (Base Address: 0340h)		
REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TAOCTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
Capture/compare control 3	TA0CCTL3	08h
Capture/compare control 4	TA0CCTL4	0Ah
TA0 counter register	TAOR	10h
Capture/compare register 0	TA0CCR0	12h
Capture/compare register 1	TA0CCR1	14h
Capture/compare register 2	TA0CCR2	16h
Capture/compare register 3	TA0CCR3	18h
Capture/compare register 4	TA0CCR4	1Ah
TA0 expansion register 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh

Table 34. TA1 Registers (Base Address: 0380h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h
TA1 counter register	TA1R	10h
Capture/compare register 0	TA1CCR0	12h
Capture/compare register 1	TA1CCR1	14h
Capture/compare register 2	TA1CCR2	16h
TA1 expansion register 0	TA1EX0	20h

Copyright © 2012–2013, Texas Instruments Incorporated



www.ti.com

Table 34. TA1 Registers (Base Address: 0380h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 interrupt vector	TA1IV	2Eh

REGISTER DESCRIPTION	REGISTER	OFFSET
TB0 control	TB0CTL	00h
Capture/compare control 0	TBOCCTLO	02h
Capture/compare control 1	TB0CCTL1	04h
Capture/compare control 2	TB0CCTL2	06h
Capture/compare control 3	TB0CCTL3	08h
Capture/compare control 4	TB0CCTL4	0Ah
Capture/compare control 5	TB0CCTL5	0Ch
Capture/compare control 6	TB0CCTL6	0Eh
TB0 register	TBOR	10h
Capture/compare register 0	TB0CCR0	12h
Capture/compare register 1	TB0CCR1	14h
Capture/compare register 2	TB0CCR2	16h
Capture/compare register 3	TB0CCR3	18h
Capture/compare register 4	TB0CCR4	1Ah
Capture/compare register 5	TB0CCR5	1Ch
Capture/compare register 6	TB0CCR6	1Eh
TB0 expansion register 0	TB0EX0	20h
TB0 interrupt vector	TB0IV	2Eh

Table 35. TB0 Registers (Base Address: 03C0h)

Table 36. TA2 Registers (Base Address: 0400h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA2 control	TA2CTL	00h
Capture/compare control 0	TA2CCTL0	02h
Capture/compare control 1	TA2CCTL1	04h
TA2 register	TA2R	10h
Capture/compare register 0	TA2CCR0	12h
Capture/compare register 1	TA2CCR1	14h
TA2 expansion register 0	TA2EX0	20h
TA2 interrupt vector	TA2IV	2Eh

Table 37. Capacitive Touch IO 0 Registers (Base Address: 0430h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Capacitive Touch IO 0 control	CAPTIO0CTL	0Eh

Table 38. TA3 Registers (Base Address: 0440h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA3 control	TA3CTL	00h
Capture/compare control 0	TA3CCTL0	02h
Capture/compare control 1	TA3CCTL1	04h
TA3 register	TA3R	10h
Capture/compare register 0	TA3CCR0	12h
Capture/compare register 1	TA3CCR1	14h
TA3 expansion register 0	TA3EX0	20h



MSP430FR59xx MSP430FR58xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

REGISTER DESCRIPTION	REGISTER	OFFSET
TA3 interrupt vector	TA3IV	2Eh

Table 39. Capacitive Touch IO 1 Registers (Base Address: 0470h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Capacitive Touch IO 1 control	CAPTIO1CTL	0Eh

Table 40. RTC_B Real-Time Clock Registers (Base Address: 04A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 0	RTCCTL0	00h
RTC control 1	RTCCTL1	01h
RTC control 2	RTCCTL2	02h
RTC control 3	RTCCTL3	03h
RTC prescaler 0 control	RTCPS0CTL	08h
RTC prescaler 1 control	RTCPS1CTL	0Ah
RTC prescaler 0	RTCPS0	0Ch
RTC prescaler 1	RTCPS1	0Dh
RTC interrupt vector word	RTCIV	0Eh
RTC seconds	RTCSEC/RTCNT1	10h
RTC minutes	RTCMIN/RTCNT2	11h
RTC hours	RTCHOUR/RTCNT3	12h
RTC day of week	RTCDOW/RTCNT4	13h
RTC days	RTCDAY	14h
RTC month	RTCMON	15h
RTC year low	RTCYEARL	16h
RTC year high	RTCYEARH	17h
RTC alarm minutes	RTCAMIN	18h
RTC alarm hours	RTCAHOUR	19h
RTC alarm day of week	RTCADOW	1Ah
RTC alarm days	RTCADAY	1Bh
Binary-to-BCD conversion register	BIN2BCD	1Ch
BCD-to-binary conversion register	BCD2BIN	1Eh

Table 41. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 × 16 result low word	RESLO	0Ah
16 × 16 result high word	RESHI	0Ch
16 x 16 sum extension register	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h



www.ti.com

REGISTER DESCRIPTION	REGISTER	OFFSET
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 × 32 result 0 – least significant word	RES0	24h
32 × 32 result 1	RES1	26h
32 × 32 result 2	RES2	28h
32 x 32 result 3 – most significant word	RES3	2Ah
MPY32 control register 0	MPY32CTL0	2Ch

Table 42. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	00h
DMA channel 0 source address low	DMA0SAL	02h
DMA channel 0 source address high	DMA0SAH	04h
DMA channel 0 destination address low	DMA0DAL	06h
DMA channel 0 destination address high	DMA0DAH	08h
DMA channel 0 transfer size	DMA0SZ	0Ah
DMA channel 1 control	DMA1CTL	00h
DMA channel 1 source address low	DMA1SAL	02h
DMA channel 1 source address high	DMA1SAH	04h
DMA channel 1 destination address low	DMA1DAL	06h
DMA channel 1 destination address high	DMA1DAH	08h
DMA channel 1 transfer size	DMA1SZ	0Ah
DMA channel 2 control	DMA2CTL	00h
DMA channel 2 source address low	DMA2SAL	02h
DMA channel 2 source address high	DMA2SAH	04h
DMA channel 2 destination address low	DMA2DAL	06h
DMA channel 2 destination address high	DMA2DAH	08h
DMA channel 2 transfer size	DMA2SZ	0Ah
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

Table 43. MPU Control Registers (Base Address: 05A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
MPU control 0	MPUCTL0	00h
MPU control 1	MPUCTL1	02h
MPU Segmentation Boarder 2	MPUSEGB2	04h
MPU Segmentation Boarder 1	MPUSEGB1	06h
MPU access management	MPUSAM	08h
MPU IP control 0	MPUIPC0	0Ah



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Table 43. MPU Control Registers (Base Address: 05A0h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
MPU IP Encapsulation Segment Boarder 2	MPUIPSEGB2	0Ch
MPU IP Encapsulation Segment Boarder 1	MPUIPSEGB1	0Eh

Table 44. eUSCI_A0 Registers (Base Address: 05C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_A control word 0	UCA0CTLW0	00h
eUSCI _A control word 1	UCA0CTLW1	02h
eUSCI_A baud rate 0	UCA0BR0	06h
eUSCI_A baud rate 1	UCA0BR1	07h
eUSCI_A modulation control	UCA0MCTLW	08h
eUSCI_A status word	UCA0STATW	0Ah
eUSCI_A receive buffer	UCA0RXBUF	0Ch
eUSCI_A transmit buffer	UCA0TXBUF	0Eh
eUSCI_A LIN control	UCA0ABCTL	10h
eUSCI_A IrDA transmit control	UCA0IRTCTL	12h
eUSCI_A IrDA receive control	UCA0IRRCTL	13h
eUSCI_A interrupt enable	UCA0IE	1Ah
eUSCI_A interrupt flags	UCA0IFG	1Ch
eUSCI_A interrupt vector word	UCA0IV	1Eh

Table 45. eUSCI_A1 Registers (Base Address:05E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_A control word 0	UCA1CTLW0	00h
eUSCI _A control word 1	UCA1CTLW1	02h
eUSCI_A baud rate 0	UCA1BR0	06h
eUSCI_A baud rate 1	UCA1BR1	07h
eUSCI_A modulation control	UCA1MCTLW	08h
eUSCI_A status word	UCA1STATW	0Ah
eUSCI_A receive buffer	UCA1RXBUF	0Ch
eUSCI_A transmit buffer	UCA1TXBUF	0Eh
eUSCI_A LIN control	UCA1ABCTL	10h
eUSCI_A IrDA transmit control	UCA1IRTCTL	12h
eUSCI_A IrDA receive control	UCA1IRRCTL	13h
eUSCI_A interrupt enable	UCA1IE	1Ah
eUSCI_A interrupt flags	UCA1IFG	1Ch
eUSCI_A interrupt vector word	UCA1IV	1Eh

Table 46. eUSCI_B0 Registers (Base Address: 0640h)

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_B control word 0	UCB0CTLW0	00h
eUSCI_B control word 1	UCB0CTLW1	02h
eUSCI_B bit rate 0	UCB0BR0	06h
eUSCI_B bit rate 1	UCB0BR1	07h
eUSCI_B status word	UCB0STATW	08h
eUSCI_B byte counter threshold	UCB0TBCNT	0Ah
eUSCI_B receive buffer	UCBORXBUF	0Ch
eUSCI_B transmit buffer	UCB0TXBUF	0Eh

Copyright © 2012–2013, Texas Instruments Incorporated



www.ti.com

Table 46. eUSCI	_B0 Registers	(Base Address:	0640h) (continued)
-----------------	---------------	----------------	--------------------

REGISTER DESCRIPTION	REGISTER	OFFSET
eUSCI_B I2C own address 0	UCB0I2COA0	14h
eUSCI_B I2C own address 1	UCB0I2COA1	16h
eUSCI_B I2C own address 2	UCB0I2COA2	18h
eUSCI_B I2C own address 3	UCB0I2COA3	1Ah
eUSCI_B received address	UCB0ADDRX	1Ch
eUSCI_B address mask	UCB0ADDMASK	1Eh
eUSCI I2C slave address	UCB0I2CSA	20h
eUSCI interrupt enable	UCB0IE	2Ah
eUSCI interrupt flags	UCB0IFG	2Ch
eUSCI interrupt vector word	UCB0IV	2Eh

Table 47. ADC12	_B Registers	(Base	Address:	0800h)
-----------------	--------------	-------	----------	--------

REGISTER DESCRIPTION	REGISTER	OFFSET		
ADC12_B Control 0	ADC12CTL0	00h		
ADC12_B Control 1	ADC12CTL1	02h		
ADC12_B Control 2	ADC12CTL2	04h		
ADC12_B Control 3	ADC12CTL3	06h		
ADC12_B Window Comparator Low Threshold Register	ADC12LO	08h		
ADC12_B Window Comparator High Threshold Register	ADC12HI	0Ah		
ADC12_B Interrupt Flag Register 0	ADC12IFGR0	0Ch		
ADC12_B Interrupt Flag Register 1	ADC12IFGR1	0Eh		
ADC12_B Interrupt Flag Register 2	ADC12IFGR2	10h		
ADC12_B Interrupt Enable Register 0	ADC12IER0	12h		
ADC12_B Interrupt Enable Register 1	ADC12IER1	14h		
ADC12_B Interrupt Enable Register 2	ADC12IER2	16h		
ADC12_B Interrupt Vector	ADC12IV	18h		
ADC12_B Memory Control 0	ADC12MCTL0	20h		
ADC12_B Memory Control 1	ADC12MCTL1	22h		
ADC12_B Memory Control 2	ADC12MCTL2	24h		
ADC12_B Memory Control 3	ADC12MCTL3	26h		
ADC12_B Memory Control 4	ADC12MCTL4	28h		
ADC12_B Memory Control 5	ADC12MCTL5	2Ah		
ADC12_B Memory Control 6	ADC12MCTL6	2Ch		
ADC12_B Memory Control 7	ADC12MCTL7	2Eh		
ADC12_B Memory Control 8	ADC12MCTL8	30h		
ADC12_B Memory Control 9	ADC12MCTL9	32h		
ADC12_B Memory Control 10	ADC12MCTL10	34h		
ADC12_B Memory Control 11	ADC12MCTL11	36h		
ADC12_B Memory Control 12	ADC12MCTL12	38h		
ADC12_B Memory Control 13	ADC12MCTL13	3Ah		
ADC12_B Memory Control 14	ADC12MCTL14	3Ch		
ADC12_B Memory Control 15	ADC12MCTL15	3Eh		
ADC12_B Memory Control 16	ADC12MCTL16	40h		
ADC12_B Memory Control 17	ADC12MCTL17	42h		
ADC12_B Memory Control 18	ADC12MCTL18	44h		
ADC12_B Memory Control 19	ADC12MCTL19	46h		
ADC12_B Memory Control 20	ADC12MCTL20	48h		



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Table 47. ADC12	R	Registers (R	sase l	Address.	0800h)	(continued)	
	_D	inegiatera (D	ast r	-uui ess.	000011)	(conunueu)	

REGISTER DESCRIPTION	REGISTER	OFFSET
ADC12_B Memory Control 21	ADC12MCTL21	4Ah
ADC12_B Memory Control 22	ADC12MCTL22	4Ch
ADC12_B Memory Control 23	ADC12MCTL23	4Eh
ADC12_B Memory Control 24	ADC12MCTL24	50h
ADC12_B Memory Control 25	ADC12MCTL25	52h
ADC12_B Memory Control 26	ADC12MCTL26	54h
ADC12_B Memory Control 27	ADC12MCTL27	56h
ADC12_B Memory Control 28	ADC12MCTL28	58h
ADC12_B Memory Control 29	ADC12MCTL29	5Ah
ADC12_B Memory Control 30	ADC12MCTL30	5Ch
ADC12_B Memory Control 31	ADC12MCTL31	5Eh
ADC12_B Memory 0	ADC12MEM0	60h
ADC12_B Memory 1	ADC12MEM1	62h
ADC12_B Memory 2	ADC12MEM2	64h
ADC12_B Memory 3	ADC12MEM3	66h
ADC12_B Memory 4	ADC12MEM4	68h
ADC12_B Memory 5	ADC12MEM5	6Ah
ADC12_B Memory 6	ADC12MEM6	6Ch
ADC12_B Memory 7	ADC12MEM7	6Eh
ADC12_B Memory 8	ADC12MEM8	70h
ADC12_B Memory 9	ADC12MEM9	72h
ADC12_B Memory 10	ADC12MEM10	74h
ADC12_B Memory 11	ADC12MEM11	76h
ADC12_B Memory 12	ADC12MEM12	78h
ADC12_B Memory 13	ADC12MEM13	7Ah
ADC12_B Memory 14	ADC12MEM14	7Ch
ADC12_B Memory 15	ADC12MEM15	7Eh
ADC12_B Memory 16	ADC12MEM16	80h
ADC12_B Memory 17	ADC12MEM17	82h
ADC12_B Memory 18	ADC12MEM18	84h
ADC12_B Memory 19	ADC12MEM19	86h
ADC12_B Memory 20	ADC12MEM20	88h
ADC12_B Memory 21	ADC12MEM21	8Ah
ADC12_B Memory 22	ADC12MEM22	8Ch
ADC12_B Memory 23	ADC12MEM23	8Eh
ADC12_B Memory 24	ADC12MEM24	90h
ADC12_B Memory 25	ADC12MEM25	92h
ADC12_B Memory 26	ADC12MEM26	94h
ADC12_B Memory 27	ADC12MEM27	96h
ADC12_B Memory 28	ADC12MEM28	98h
ADC12_B Memory 29	ADC12MEM29	9Ah
ADC12_B Memory 30	ADC12MEM30	9Ch
ADC12_B Memory 31	ADC12MEM31	9Eh



www.ti.com

Table 48. Comparator_E Reg	isters (Base Address: 08C0h)	
REGISTER DESCRIPTION	REGISTER	OFFSET
Comparator_E control register 0	CECTL0	00h
Comparator_E control register 1	CECTL1	02h
Comparator_E control register 2	CECTL2	04h
Comparator_E control register 3	CECTL3	06h
Comparator_E interrupt register	CEINT	0Ch
Comparator_E interrupt vector word	CEIV	0Eh

0006

REGISTER DESCRIPTION	REGISTER	OFFSET
AES accelerator control register 0	AESACTL0	00h
Reserved		02h
AES accelerator status register	AESASTAT	04h
AES accelerator key register	AESAKEY	06h
AES accelerator data in register	AESADIN	008h
AES accelerator data out register	AESADOUT	00Ah
AES accelerator XORed data in register	AESAXDIN	00Ch
AES accelerator XORed data in register (no trigger)	AESAXIN	00Eh

www.ti.com

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

Voltage applied at DVCC and AVCC pins to V _{SS}	–0.3 V to 4.1 V
Voltage difference between DVCC and AVCC pins ⁽²⁾	±0.3V
Voltage applied to any pin ⁽³⁾	–0.3 V to (V _{CC} + 0.3 V), 4.1 V Max
Diode current at any device pin	±2 mA
Storage temperature range, T _{stg} ⁽⁴⁾	–40°C to 125°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltage differences between DVCC and AVCC exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

(3) All voltages referenced to V_{SS}.

(4) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions

Typical data are based on V_{CC} =3.0V, T_A =25°C unless otherwise noted.

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage range applied at all DVCC and AVCC pins. $^{(1)} {}^{(2)} {}^{(3)}$		1.8 ⁽⁴⁾		3.6	V
V _{SS}	Supply voltage applied at all DVSS and AVSS pins.			0		V
T _A	Operating free-air temperature		-40		85	°C
C _{DVCC}	Recommended capacitor value at DVCC ⁽⁵⁾			1		μF
		No FRAM wait states (NWAITSx=0)	0		8 ⁽⁷⁾	N411-
	Processor frequency (maximum MCLK frequency) ⁽⁶⁾	With FRAM wait states (NWAITSx=1) ⁽⁸⁾	0		16 ⁽⁹⁾	MHz
f _{ACLK}	Maximum ACLK frequency				50	kHz
f _{SMCLK}	Maximum SMCLK frequency				16 ⁽⁹⁾	MHz

- (1) It is recommended to power AVCC and DVCC pins from the same source. At a minimum, during power up/down and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified under AbsMaxRatings. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.
- (2) Fast supply voltage changes can trigger a BOR reset even within the recommended supply voltage range. The circuitry is less sensitive for rising than for falling supply voltage changes. For rising voltages, the slope must be greater than approximately 5 V/µs to cause a BOR reset; for falling voltages, the slope must be less than approximately -0.05 V/µs. Following the datasheet recommendation the capacitor C_{DVCC} should limit the slopes accordingly.
- (3) Modules may have a different supply voltage range specification. Refer to the specification of the respective module in this data sheet.
 (4) The min. supply voltage is defined by the supervisor SVS levels. Please refer to the PMM SVS threshold parameters for the exact
- (4) The min. supply voltage is defined by the supervisor SVS levels. Please refer to the PMM SVS threshold parameters for the exact values.
- (5) As decoupling capacitor for each supply pin pair (DVCC/DVSS, AVCC/AVSS, ...) a low ESR ceramic capacitor of min. 100nF should be placed as close as possible (few millimeters) to the respective pin pairs.
- (6) Modules may have a different maximum input clock specification. Refer to the specification of the respective module in this data sheet.
- (7) DCO settings and HF cyrstals with a typical value less or equal the specified MAX value are permitted.
- (8) Wait states only occur on actual FRAM accesses i.e. on FRAM cache misses. RAM and peripheral accesses are always excecuted without wait states.
- (9) DCO settings and HF cyrstals with a typical value less or equal the specified MAX value are permitted. If a clock sources with a larger typical value is used, the clock must be divided in the clock system.



www.ti.com

Electrical Characteristics

Active Mode Supply Current Into V_{cc} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)^{(1) (2)}

			FREQUENCY (f _{MCLK} = f _{SMCLK})											
PARAMETER	EXECUTION MEMORY	V _{cc}	1 MHz 0 wait states (NWAITSx = 0)		4 MHz 0 wait states (NWAITSx = 0)		8 MHz 0 wait states (NWAITSx = 0)		12 MHz 1 wait states (NWAITSx = 1)		16 MHz 1 wait states (NWAITSx = 1)		UNIT	
			ТҮР	MAX	ТҮР	MAX	TYP	MAX	ТҮР	MAX	ТҮР	MAX		
I _{AM, FRAM_UNI} (Unified memory) ⁽³⁾	FRAM	3.0 V	210		640		1220		1475		1845		μA	
I _{AM, FRAM} (0%) ⁽⁴⁾⁽⁵⁾	FRAM 0% cache hit ratio	3.0 V	370		1280		2510		2080		2650		μA	
I _{AM, FRAM} (50%) ⁽⁴⁾⁽⁵⁾	FRAM 50% cache hit ratio	3.0 V	240		745		1440		1575		1990		μA	
I _{AM, FRAM} (66%) ⁽⁴⁾⁽⁵⁾	FRAM 66% cache hit ratio	3.0 V	200		560		1070		1300		1620		μA	
I _{AM, FRAM} (75%) ⁽⁴⁾⁽⁵⁾	FRAM 75% cache hit ratio	3.0 V	170	255	480		890	1085	1155	1310	1420	1620	μA	
I _{AM, FRAM} (100% ⁽⁴⁾⁽⁵⁾	FRAM 100% cache hit ratio	3.0 V	110		235		420		640		730		μA	
I _{AM, RAM} ⁽⁶⁾⁽⁵⁾	RAM	3.0 V	130		320		585		890		1070		μA	
I _{AM, RAM only} ⁽⁷⁾⁽⁵⁾	RAM	3.0 V	100	180	290		555		860		1040	1300	μA	

All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current. (1)

(2) Characterized with program executing typical data processing.

f_{ACLK} = 32768 Hz, f_{MCLK} = f_{SMCLK} = f_{DCO} at specified frequency, except for 12 MHz. For 12 MHz, f_{DCO}= 24 MHz and $f_{MCLK} = f_{SMCLK} = f_{DCO}/2.$

At MCLK frequencies above 8 MHz, the FRAM requires wait states. When wait states are required, the effective MCLK frequency (f_{MCLK.eff}) decreases. The effective MCLK frequency also depends on the cache hit ratio. SMCLK is not affected by the number of wait states or the cache hit ratio.

The following equation can be used to compute f_{MCLK,eff}:

 $f_{MCLK eff} = f_{MCLK} / [wait states \times (1 - cache hit ratio) + 1]$

For example, with 1 wait state and 75% cache hit ratio $f_{MCKL,eff} = f_{MCLK} / [1 \times (1 - 0.75) + 1] = f_{MCLK} / 1.25$. Program and data reside entirely in FRAM. All execution is from FRAM.


- Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache hit (4) ratio represents number cache accesess divided by the total number of FRAM accesses. For example, a 75% ratio implies three of every four accesses is from cache, and the remaining are FRAM accesses.
- See Figure 2 for typical curves. Each characteristic equation shown in the graph is computed using the least squares method for best (5) linear fit using the typical data shown in Active Mode Supply Current Into V_{CC} Excluding External Current
- Program and data reside entirely in RAM. All execution is from RAM. (6)
- Program and data reside entirely in RAM. All execution is from RAM. FRAM is off. (7)

Active Mode Supply Current Per MHz

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
dl _{AM,FRAM} /df	Per MHz active mode current consumption, execution from FRAM, no wait states	Slope of 75% cache hit ratio curve in Figure 2		103		µA/MHz



Typical Characteristics - Active Mode Supply Currents





Low-Power Mode (LPM0, LPM1) Supply Currents Into V_{cc} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)⁽¹⁾ ⁽²⁾

		FREQUENCY (f _{SMCLK})												
PARAMETER	V _{cc}	1 MHz		1 MHz		4 MHz		8 MHz		12 MHz		16 MHz		UNIT
		TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX			
	2.2 V	70		95		150		245		210				
ILPM0	3.0 V	80	115	105		160		255		220	255	μA		
I _{LPM1}	2.2 V	35		60		115		210		175				
	3.0 V	35	60	60		115		210		175	200	μA		

(1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

(2) Current for watchdog timer clocked by SMCLK included.

 $f_{ACLK} = 32768$ Hz, $f_{MCLK} = 0$ MHz, $f_{SMCLK} = f_{DCO}$ at specified frequency - except for 12 MHz: here $f_{DCO}=24$ MHz and $f_{SMCLK} = f_{DCO}/2$.



www.ti.com

Low-Power Mode (LPM2, LPM3, LPM4) Supply Currents (Into V_{cc}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

			-40	°C	25	°C	60	°C	85	°C	
	PARAMETER	V _{cc}	TYP	MAX	TYP	MAX	ТҮР	MAX	ТҮР	MAX	UNIT
	Low-power mode 2, 12-pF	2.2 V	0.5		0.9		2.2		6.1		
I _{LPM2,XT12}	crystal ⁽²⁾ (3) (4)	3.0 V	0.5		0.9		2.2		6.1		μA
	Low-power mode 2, 3.7-pF cyrstal ^{(2) (5) (4)}	2.2 V	0.5		0.9		2.2		6.0		
I _{LPM2,XT3.7}	cyrstal ^{(2) (5) (4)}	3.0 V	0.5		0.9		2.2		6.0		μA
	Low-power mode 2, VLO,	2.2 V	0.3		0.7		1.9		5.8		
I _{LPM2,VLO}	includes SVS ⁽⁶⁾	3.0 V	0.3		0.7		1.9		5.8		μA
	Low-power mode 3, 12-pF	2.2 V	0.5		0.6		0.9		1.85	i	_
I _{LPM3,XT12}	crystal, includes SVS ^{(2)*(3)}	3.0 V	0.5		0.6		0.9		1.85		μA
	Low-power mode 3, 3.7pF	2.2 V	0.4		0.5		0.8		1.7		
I _{LPM3,XT3.7}	cyrstal, excludes SVS ^{(2) (5)} ⁽⁸⁾ (also refer to Figure 3)	3.0 V	0.4		0.5		0.8		1.7		μA
1	Low-power mode 3,	2.2 V	0.3		0.4		0.7		1.6		
LPM3,VLO	VLO, excludes SVS ⁽⁹⁾	3.0 V	0.3		0.4		0.7		1.6		μA
	Low-power mode 4,	2.2 V	0.4		0.5		0.8		1.7		
I _{LPM4,SVS}	includes SVS ⁽¹⁰⁾ (also refer to Figure 4)	3.0 V	0.4		0.5		0.8		1.7		μA
	Low-power mode 4,	2.2 V	0.2		0.3		0.6		1.5		6
I _{LPM4}	Low-power mode 4, excludes SVS ⁽¹¹⁾	3.0 V	0.2		0.3		0.6		1.5		μA

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. Not applicable for devices with HF crystal oscillator only. (1)

(2)

(3)Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5-pF load.

(4)Low-power mode 2, crystal oscillator test conditions: Current for watchdog timer clocked by ACLK and RTC clocked by XT1 are included. Current for brownout and SVS are included. CPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),

- $f_{XT1} = 32768$ Hz, $f_{ACLK} = f_{XT1}$, $f_{MCLK} = f_{SMCLK} = 0$ MHz Characterized with a TBD (Seiko VT-200-FL (cyl.) or SSP-T7-FL (SMD)) crystal with a load capacitance of 3.7 pF. The internal and (5) external load capacitance are chosen to closely match the required 3.7-pF load.
- (6) Low-power mode 2, VLO test conditions: Current for watchdog timer clocked by ACLK is included. RTC disabled (RTCHOLD = 1). Current for brownout and SVS are included. CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2), $f_{XT1} = 0$ Hz, $f_{ACLK} = f_{VLO}$, $f_{MCLK} = f_{SMCLK} = 0$ MHz
- Low-power mode 3, 12-pF crystal, includes SVS test conditions: (7)Current for watchdog timer clocked by ACLK and RTC clocked by XT1 are included. Current for brownout and SVS are included (SVSHE=1). CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

 f_{XT1} = 32768 Hz, f_{ACLK} = f_{XT1} , f_{MCLK} = f_{SMCLK} = 0 MHz (8) Low-power mode 3, 3.7-pF crystal, excludes SVS test conditions: Current for watchdog timer clocked by ACLK and RTC clocked by XT1 are included. Current for brownout is included. SVS disabled (SVSHE = 0).CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

 $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$ Low-power mode 3, VLO, excludes SVS test conditions: (9) Current for watchdog timer clocked by ACLK is included. RTC disabled (RTCHOLD = 1). Current for brownout is included. SVS is disabled (SVSHE = 0). CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3), $f_{XT1} = 0$ Hz, $f_{ACLK} = f_{VLO}$, $f_{MCLK} = f_{SMCLK} = 0$ MHz

- (10) Low-power mode 4, includes SVS test conditions: Current for brownout and SVS are included (SVSHE = 1). CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4), $f_{XT1} = 0$ Hz, $f_{ACLK} = 0$ Hz, $f_{MCLK} = f_{SMCLK} = 0$ MHz
- (11) Low-power mode 4, excludes SVS test conditions: Current for brownout is included. SVS is disabled (SVSHE = 0). CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4), $f_{XT1} = 0$ Hz, $f_{ACLK} = 0$ Hz, $f_{MCLK} = f_{SMCLK} = 0$ MHz

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Low-Power Mode (LPM2, LPM3, LPM4) Supply Currents (Into V_{cc}) Excluding External Current (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) ⁽¹⁾

	PARAMETER	v	-40	O°C	25	°C	60	°C	85	°C	UNIT
	FARAWETER	v _{cc}	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNIT
I _{IDLE,Group} A	Additional idle current if one or more modules from Group A (refer to Table 5) are activated in LPM3 or LPM4.	3.0V			0.02				0.33	1.3	μΑ
I _{IDLE,GroupB}	Additional idle current if one or more modules from Group B (refer to Table 5) are activated in LPM3 or LPM4	3.0V			0.015				0.25	1.0	μA



www.ti.com

Low-Power Mode (LPM3.5, LPM4.5) Supply Currents (Into V_{cc}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	v	-40	°C	25	°C	60	°C	85	°C	UNIT
	PARAMETER	V _{cc}	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNIT
	Low-power mode 3.5, 12-	2.2 V	0.4		0.45		0.5		0.7		
LPM3.5,XT12	pF crystal, includes SVS ⁽²⁾ (3) (4)	3.0 V	0.4		0.45		0.5		0.7		μA
	Low-power mode 3.5, 3.7-	2.2 V	0.2		0.25		0.3		0.45		
I _{LPM3.5,XT3.7}	pF cyrstal, excludes SVS ⁽²⁾ ⁽⁵⁾ (6) (refer also toFigure 5)	3.0 V	0.2		0.25		0.3		0.5		μΑ
	Low-power mode 4.5,	2.2 V	0.2		0.2		0.2		0.3		
LPM4.5,SVS	includes SVS ⁽⁷⁾	3.0 V	0.2		0.2		0.2		0.3		μA
1	Low-power mode 4.5, 5 excludes SVS ⁽⁸⁾	2.2 V	0.02		0.02		0.02		0.08		
LPM4.5		3.0 V	0.02		0.02		0.02		0.08		μA

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. Not applicable for devices with HF crystal oscillator only. (1)

(2)

Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are (3) chosen to closely match the required 12.5-pF load.

(4) Low-power mode 3.5, 12-pF crystal, includes SVS test conditions: Current for RTC clocked by XT1 is included. Current for brownout and SVS are included (SVSHE = 1). Core regulator is disabled. PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),

f_{XT1} = 32768 Hz, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 MHz Characterized with a TBD (Seiko VT-200-FL (cyl.) or SSP-T7-FL (SMD)) crystal with a load capacitance of 3.7 pF. The internal and (5) external load capacitance are chosen to closely match the required 3.7-pF load.

Low-power mode 3.5, 3.7-pF crystal, excludes SVS test conditions: (6) Current for RTC clocked by XT1 is included. Current for brownout is included. SVS is disabled (SVSHE = 0). Core regulator is disabled. PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5), $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$ Low-power mode 4.5, includes SVS test conditions:

(7) Current for brownout and SVS are included (SVSHE = 1). Core regulator is disabled. PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5), $f_{XT1} = 0$ Hz, $f_{ACLK} = 0$ Hz, $f_{MCLK} = f_{SMCLK} = 0$ MHz

Low-power mode 4.5, excludes SVS test conditions: (8) Current for brownout is included. SVS is disabled (SVSHE = 0). Core regulator is disabled. PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5), $f_{XT1} = 0$ Hz, $f_{ACLK} = 0$ Hz, $f_{MCLK} = f_{SMCLK} = 0$ MHz



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Typical Characteristics, Low-Power Mode Supply Currents




Figure 6. LPM4.5

Figure 5. LPM3.5,XT3.7



www.ti.com

Typical Characteristics, Current Consumption per Module⁽¹⁾

MODULE	TEST CONDITIONS	REFERENCE CLOCK	MIN TYP MAX	UNIT
Timer_A		Module input clock	3	µA/MHz
Timer_B		Module input clock	5	µA/MHz
eUSCI_A	UART mode	Module input clock	5.5	µA/MHz
eUSCI_A	SPI mode	Module input clock	3.5	µA/MHz
eUSCI_B	SPI mode	Module input clock	3.5	µA/MHz
eUSCI_B	I ² C mode, 100 kbaud	Module input clock	3.5	µA/MHz
RTC_B		32 kHz	100	nA
MPY	Only from start to end of operation	MCLK	25	µA/MHz
AES	Only from start to end of operation	MCLK	21	µA/MHz
CRC	Only from start to end of operation	MCLK	2.5	µA/MHz

(1) For other module currents not listed here, refer to the module specific parameter sections.

IEXAS INSTRUMENTS MSP430FR59xx MSP430FR58xx

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

www.ti.com

Wake-Up Times From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	МАХ	UNIT
t _{wake-up} fram	(Additional) wake-up time to activate the FRAM in AM if previously disabled by the FRAM controller or from an LPM if immediate activation is selected for wake up				6	10	μs
twake-up LPM0	Wake-up time from LPM0 to active mode ⁽¹⁾		2.2 V, 3.0 V			250 ns + 1.5/f _{DCO}	
twake-up lpm1	Wake-up time from LPM1 to active mode ⁽¹⁾		2.2 V, 3.0 V		6		μs
t _{WAKE-UP LPM2}	Wake-up time from LPM2 to active mode ⁽¹⁾		2.2 V, 3.0 V		6		μs
t _{WAKE-UP} LPM3	Wake-up time from LPM3 to active mode ⁽¹⁾		2.2 V, 3.0 V		7	10	μs
t _{WAKE-UP LPM4}	Wake-up time from LPM4 to active mode ⁽¹⁾		2.2 V, 3.0 V		7	10	μs
twake-up lpm3.5	Wake-up time from LPM3.5 to active mode ⁽²⁾		2.2 V, 3.0 V		250	350	μs
	Make we time from LDM4 Γ to potice mode (2)	SVSHE = 1	2.2 V, 3.0 V		250	350	μs
twake-up lpm4.5	Wake-up time from LPM4.5 to active mode ⁽²⁾	SVSHE = 0	2.2 V, 3.0 V		1	1.5	ms
t _{WAKE-UP-RST}	Wake-up time from a $\overline{\text{RST}}$ pin triggered reset to active mode $^{(2)}$		2.2 V, 3.0 V		250	350	μs
t _{WAKE-UP-BOR}	Wake-up time from power-up to active mode ⁽²⁾		2.2 V, 3.0 V		1	1.5	ms

(1) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first externally observable MCLK clock edge. This time includes the activation of the FRAM during wake up.

(2) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.

Typical Wake-Up Charge⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
QWAKE-UP FRAM	Charge used for activating the FRAM in AM or during wake-up from LPM0 if previously disabled by the FRAM controller.		15.1		nAs
QWAKE-UP LPM0	Charge used for wake-up from LPM0 to active mode (with FRAM active)		4.4		nAs
Q _{WAKE-UP} LPM1	Charge used for wake-up from LPM1 to active mode (with FRAM active)		15.1		nAs
Q _{WAKE-UP LPM2}	Charge used for wake-up from LPM2 to active mode (with FRAM active)		15.3		nAs
Q _{WAKE-UP LPM3}	Charge used for wake-up from LPM3 to active mode (with FRAM active)		16.5		nAs
Q _{WAKE-UP LPM4}	Charge used for wake-up from LPM4 to active mode (with FRAM active)		16.5		nAs
QWAKE-UP LPM3.5	Charge used for wake-up from LPM3.5 to active mode ⁽²⁾		76		nAs
0	Channel word for walks we from LDM4 5 to get (2)	SVSHE = 1	77		nAs
QWAKE-UP LPM4.5	Charge used for wake-up from LPM4.5 to active mode ⁽²⁾	SVSHE = 0	77.5		nAs
Q _{WAKE-UP-RESET}	Charge used for reset from $\overline{\text{RST}}$ or BOR event to active mode ⁽²⁾		75		nAs

(1) Charge used during the wake-up time from a given low-power mode to active mode. This does **not** include the energy required in active mode (for example, for an interrupt service routine).

(2) Charge required until start of user code. This does not include the energy required to reconfigure the device.




MSP430FR59xx

MSP430FR58xx


www.ti.com

Typical Characteristics, Average LPM Currents vs Wake-up Frequency



The average wake-up current does **not** include the energy required in active mode; for example, for an interrupt service routine or to reconfigure the device.

Figure 7. Average LPM Currents vs Wake-up Frequency at 25°C



The average wake-up current does **not** include the energy required in active mode; for example, for an interrupt service routine or to reconfigure the device.

Figure 8. Average LPM Currents vs Wake-up Frequency at 85°C



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Digital Inputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	Desitive going input threshold veltage		2.2 V	1.2		1.65	V
V _{IT+}	Positive-going input threshold voltage		3.0 V	1.65		2.25	v
V	Negative going input threshold voltage		2.2 V	0.55		1.00	V
V _{IT}	Negative-going input threshold voltage		3.0 V	0.75		1.35	V
M	\mathbf{h}		2.2 V	0.44		0.98	V
V _{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3.0 V	0.60		1.30	V
R _{Pull}	Pullup or pulldown resistor	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$		20	35	50	kΩ
C _{I,dig}	Input capacitance, digital only port pins	$V_{IN} = V_{SS} \text{ or } V_{CC}$			3		pF
C _{I,ana}	Input capacitance, port pins with shared analog functions $^{\left(1\right) }$	$V_{IN} = V_{SS} \text{ or } V_{CC}$			5		pF
I _{lkg(Px.y)}	High-impedance input leakage current (also refer to and)	Refer to notes $^{(2)}$ and $^{(3)}$	2.2 V, 3.0 V	-20		+20	nA
t _(int)	External interrupt timing (external trigger pulse duration to set interrupt flag) ⁽⁴⁾	Ports with interrupt capability (see block diagram and terminal function descriptions).	2.2 V, 3.0 V	20			ns
t _(RST)	External reset pulse duration on $\overline{\text{RST}}^{(5)}$		2.2 V, 3.0 V	2			μs

If the port pins PJ.4/LFXIN and PJ.5/LFXOUT are used as digital I/Os, they are connected by a 4-pF capacitor and a 35-MΩ resistor in (1) series. At frequencies of approximately 1 kHz and lower, the 4-pF capacitor can add to the pin capacitance of PJ.4/LFXIN and/or PJ.5/LFXOUT.

The input leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pins, unless otherwise noted. (2)

(3) The input leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

(4) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t_(int) is met. It may be set by trigger signals shorter than $t_{(int)}$. Not applicable if RST/NMI pin configured as NMI or if SYSRSTFE = 0.

(5)



www.ti.com

Digital Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		$I_{(OHmax)} = -1 \text{ mA}^{(1)}$	2.2 V	V _{CC} – 0.25		V _{CC}	
V _{OH}	High-level output voltage	$I_{(OHmax)} = -3 \text{ mA}^{(2)}$	2.2 V	V _{CC} – 0.60		V_{CC}	v
VОН	ngn-ievel ouput voltage	$I_{(OHmax)} = -2 \text{ mA}^{(1)}$	3.0 V	V _{CC} – 0.25		V_{CC}	v
		$I_{(OHmax)} = -6 \text{ mA}^{(2)}$	3.0 V	V _{CC} – 0.60		V_{CC}	
		$I_{(OLmax)} = 1 \text{ mA}^{(1)}$	2.2 V	V _{SS}		V _{SS} + 0.25	
V	Low-level output voltage	$I_{(OLmax)} = 3 \text{ mA}^{(2)}$	2.2 V	V _{SS}		V _{SS} + 0.60	v
V _{OL}	$I_{(OLmax)} = 2 \text{ mA}^{(1)}$ $I_{(OLmax)} = 6 \text{ mA}^{(2)}$	$I_{(OLmax)} = 2 \text{ mA}^{(1)}$	- 3.0 V	V _{SS}		V _{SS} + 0.25	v
		3.0 V	V _{SS}		V _{SS} + 0.60		
£	Port output frequency (with load) ⁽³⁾	$C_{L} = 20 \text{ pF}, \text{ R}_{L}$ ⁽⁴⁾ ⁽⁵⁾	2.2 V	16			MHz
f _{Px.y}	For ouput nequency (with load)	$C_{L} = 20 \mu F$, $R_{L} \sim 0.0$	3.0 V	16			
		ACLK, MCLK, or SMCLK at	2.2 V	16			
f _{Port_CLK}	Clock output frequency ⁽³⁾	configured output port $C_L = 20 \text{ pF}^{(5)}$	3.0 V	16			MHz
•	Port output rise time, digital only port pins	C _L = 20 pF	2.2 V		4	15	ns
t _{rise,dig}	For output lise time, digital only port pins	$C_L = 20 \text{pr}$	3.0 V		3	15	115
t	Port output fall time, digital only port pins	C _L = 20 pF	2.2 V		4	15	ns
t _{fall,dig}	i on ouput fair time, digital only polit plus	Ο _L – 20 με	3.0 V		3	15	115
t .	Port output rise time, port pins with shared	$C_{1} = 20 \text{ pF}$	2.2 V		6	15	ns
t _{rise,ana}	analog functions	ο _L = 20 pi	3.0 V		4	15	113
te u	Port output fall time, port pins with shared	C _L = 20 pF	2.2 V		6	15	ns
t _{fall,ana}	analog functions		3.0 V		4	15	115

The maximum total current, I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop (1) specified.

The maximum total current, I(OHmax) and I(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage (2) drop specified.

The port can output frequencies at least up to the specified limit - it might support higher frequencies. (3)

A resistive divider with 2 x R1 and R1 = 1.6 k Ω between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. C_L = 20 pF is connected from the output to V_{SS}. The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency. (4)

(5)


TEXAS INSTRUMENTS



www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Typical Characteristics, Digital Outputs at 3.0 V and 2.2 V







MSP430FR59xx

MSP430FR58xx

www.ti.com

Pin-Oscillator Frequency, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP MAX	UNIT
fa		Px.y, $C_L = 10 \text{ pF}^{(1)}$	3.0 V	1640	kHz
to _{Px.y}	Pin-oscillator frequency	Px.y, $C_L = 20 \text{ pF}^{(1)}$	3.0 V	870	kHz

(1) C_L is the external load capacitance connected from the output to V_{SS} and includes all parasitic effects such as PCB traces.

Typical Characteristics, Pin-Oscillator Frequency

NOTE: One output active at a time.




Figure 13. 2.2 V

Figure 14. 3.0 V

NOTE: One output active at a time.

PMM, SVS, BOR

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{VCC_BOR-}	Brownout power-down level	$ dDV_{CC}/d_t < 3 V/s^{(1)}$	0.73		1.66	V
V _{VCC_BOR+}	Brownout power-up level	$ dDV_{CC}/d_t < 3 V/s^{(1)}$	0.79		1.68	V
V _{VCC_BOR_hys}	Brownout hysteresis		30		130	mV
I _{SVSH,AM}	SVS _H current consumption, active mode			TBD	1.5	μA
I _{SVSH,LPM}	SVS_H current consumption, low power modes			170	300	nA
V _{SVSH-}	SVS _H power-down level		1.75	1.80	1.85	V
V _{SVSH+}	SVS _H power-up level		1.77	1.88	1.99	V
V _{SVSH_hys}	SVS _H hysteresis		40		120	mV
t _{PD,SVSH, AM}	SVS _H propagation delay, active mode	$dV_{Vcc}/dt = -10mV/\mu s$			10	μs

(1) The brownout levels are measured with a slowly changing supply. Faster slopes can result in different levels.



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{TA}	Timer_A input clock frequency	Internal: SMCLK, ACLK External: TACLK Duty cycle = 50% ± 10%	2.2 V, 3.0 V			16	MHz
t _{TA,cap}	Timer_A capture timing	All capture inputs, Minimum pulse duration required for capture	2.2 V, 3.0 V	20			ns

Timer_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{TB}	Timer_B input clock frequency	Internal: SMCLK, ACLK External: TBCLK Duty cycle = 50% ± 10%	2.2 V, 3.0 V			16	MHz
t _{TB,cap}	Timer_B capture timing	All capture inputs, Minimum pulse duration required for capture	2.2 V, 3.0 V	20			ns



www.ti.com

eUSCI (UART Mode) Recommended Operating Conditions

	PARAMETER	CONDITIONS	Vcc	MIN	TYP	MAX	UNIT
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				16	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in MBaud)					4	MHz

eUSCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
t _t UART receive deglitch time ⁽¹⁾		UCGLITx = 0		5	30	
	UCGLITx = 1	2.2 V, 3.0 V	20	90		
	UCGLITx = 2		35	160	ns	
		UCGLITx = 3		50	220	1

Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. Thus the selected deglitch (1) time can limit the max. useable baud rate. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

eUSCI (SPI Master Mode) Recommended Operating Conditions

	PARAMETER	CONDITIONS	Vcc	MIN	TYP	MAX	UNIT
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK, ACLK Duty cycle = 50% ± 10%				16	MHz

eUSCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note ⁽¹⁾)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE active to clock	UCSTEM = 1, UCMODEx = 01 or 10		1			UCxCL
t _{STE,LAG}	STE lag time, Last clock to STE inactive	UCSTEM = 1, UCMODEx = 01 or 10		1			K cycles
t _{STE,ACC}	STE access time, STE active to SIMO data out	UCSTEM = 0, UCMODEx = 01 or 10	2.2 V, 3.0 V			60	ns
t _{STE,DIS}	STE disable time, STE inactive to SOMI high impedance	UCSTEM = 0, UCMODEx = 01 or 10	2.2 V, 3.0 V			60	ns
	SOMI input data setup time		2.2 V	35			20
t _{SU,MI}	Solvin input data setup time		3.0 V	35			ns
1	0000		2.2 V	0			
t _{HD,MI}	SOMI input data hold time		3.0 V	0			ns
1	CINAC = contract data contract time (2)	UCLK edge to SIMO valid,	2.2 V			10	
t _{VALID,MO}	SIMO output data valid time ⁽²⁾	C _L = 20 pF 3.	C _L = 20 pF 3.0 V			10	ns
	SIMO sutput data hald time $\binom{3}{3}$	C _L = 20 pF	2.2 V	0			
t _{HD,MO}	SIMO output data hold time ⁽³⁾		3.0 V	0			ns


(1) $f_{UCxCLK} = 1/2t_{LO/HI}$ with $tL_{O/HI} = max(t_{VALID,MO(eUSCI)} + t_{SU,SI(Slave)}, t_{SU,MI(eUSCI)} + t_{VALID,SO(Slave)})$.

For the slave's parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$, refer to the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. Refer to the timing (2) diagrams in Figure 15 and Figure 16.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data (3) on the SIMO output can become invalid before the output changing clock edge observed on UCLK. Refer to the timing diagrams in Figure 15 and Figure 16.



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013





t_{valid,mo}

 $\mathbf{t}_{\text{HD,SO}}$

HIGH + LOW/HIG

- **t**_{ste,acc}

SOMI

SIMO

t_{hd,MI}

t_{STE,DIS}



www.ti.com

eUSCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note ⁽¹⁾)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	STE load time. STE active to clack		2.2 V	20			
t _{STE,LEAD}	STE lead time, STE active to clock		3.0 V	20			ns
	STE log time I got clock to STE inoctive		2.2 V	0			
t _{STE,LAG}	STE lag time, Last clock to STE inactive		3.0 V	0			ns
+	STE appage time. STE pative to SOMI data out		2.2 V			45	20
t _{STE,ACC}	STE access time, STE active to SOMI data out		3.0 V			40	ns
•	STE disable time, STE inactive to SOMI high impedance		2.2 V			40	ns
t _{STE,DIS}			3.0 V			35	115
	SIMO input data setup time		2.2 V	4			
t _{SU,SI}			3.0 V	4			ns
•	SIMO input data hald time		2.2 V	7			20
t _{HD,SI}	SIMO input data hold time		3.0 V	7			ns
	\mathbf{COM} output data valid time ⁽²⁾	UCLK edge to SOMI valid,	2.2 V			35	
t _{VALID,SO}	SOMI output data valid time ⁽²⁾	C _L = 20 pF	3.0 V			35	ns
•	SOMI output data hold time ⁽³⁾	C _L = 20 pF	2.2 V	0			20
t _{HD,SO}			3.0 V	0			ns

(1) $f_{UCxCLK} = 1/2t_{LO/HI} \text{ with } tL_{O/HI} \ge max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)}).$

For the master's parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$ refer to the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. Refer to the timing (2)diagrams in Figure 17 and Figure 18.

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. Refer to the timing diagrams (3) inFigure 17 and Figure 18.






Figure 17. SPI Slave Mode, CKPH = 0



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013








www.ti.com

eUSCI (I2C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 19)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{eUSCI}	eUSCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				16	MHz
f _{SCL}	SCL clock frequency		2.2 V, 3.0 V	0		400	kHz
+	Hold time (repeated) START	f _{SCL} = 100 kHz	2.2 V, 3.0 V	4.0			
t _{HD,STA}	Hold liftle (repeated) START	f _{SCL} > 100 kHz	2.2 V, 3.0 V	0.6			μs
+	Setup time for a repeated START	f _{SCL} = 100 kHz	2.2 V, 3.0 V	4.7			
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	2.2 V, 3.0 V	0.6			μs
t _{HD,DAT}	Data hold time		2.2 V, 3.0 V	0			ns
t _{SU,DAT}	Data setup time		2.2 V, 3.0 V	100			ns
+	Setup time for STOP	f _{SCL} = 100 kHz	2.2 V, 3.0 V	4.0			
t _{SU,STO}		f _{SCL} > 100 kHz	2.2 V, 3.0 V	0.6			μs
		UCGLITx = 0		50		250	ns
1	Pulse duration of spikes suppressed by	UCGLITx = 1		25		125	ns
t _{SP}	input filter	UCGLITx = 2	2.2 V, 3.0 V	12.5		62.5	ns
		UCGLITx = 3		6.3		31.5	ns
		UCCLTOx = 1			27		ms
t _{TIMEOUT}	Clock low timeout	UCCLTOx = 2	2.2 V, 3.0 V		30		ms
		UCCLTOx = 3			33		ms







SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

FRAM Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
	Read and write endurance		10 ¹⁵			cycles
		$T_J = 25^{\circ}C$	100			
t _{Retention}	Data retention duration	$T_J = 70^{\circ}C$	40			years
		$T_J = 85^{\circ}C$	10			

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
I _{JTAG}	Supply current adder when JTAG active (but not clocked)	2.2 V/3.0 V		40	100	μA
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V/3.0 V	0		10	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse length	2.2 V/3.0 V	0.04		15	μs
t _{SBW, En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock $edge)^{(1)}$	2.2 V/3.0 V			110	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time		15		100	μs
4	TO \mathcal{L} is such that such as \mathcal{L} is a \mathcal{L} \mathcal{L} \mathcal{L}	2.2 V	0		16	MHz
f _{TCK}	TCK input frequency - 4-wire JTAG ⁽²⁾	3.0 V	0		16	MHz
R _{internal}	Internal pull-down resistance on TEST	2.2 V/3.0 V	20	35	50	kΩ
f _{TCLK}	TCLK/MCLK frequency during JTAG access - no FRAM access (limited by $\rm f_{SYSTEM}$)				16	MHz
t _{TCLK,Low/High}	TCLK low or high clock pulse length - no FRAM access				25	ns
f _{TCLK,FRAM}	TCLK/MCLK frequency during JTAG access - including FRAM access (limited by f _{SYSTEM} with no FRAM wait states)				8	MHz
t _{TCLK,FRAM,Low/Hig} h	TCLK low or high clock pulse length - incl. FRAM accesses				50	ns

(1) Tools accessing the Spy-Bi-Wire interface need to wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

(2) f_{TCK} may be restricted to meet the timing requirements of the module selected.



www.ti.com

Low-Frequency Crystal Oscillator, LFXT

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{LFXT}	LFXT oscillator crystal frequency ⁽¹⁾	LFXTBYPASS = 0		32768		Hz
f _{LFXT,SW}	LFXT oscillator logic-level square-wave input frequency	LFXTBYPASS = $1^{(2)}$ ⁽³⁾	10.5	32.768	50	kHz
C _{L,eff}	Integrated effective load capacitance ^{(4) (5)}			1		pF

(1) The LFXTDRIVE settings should be chosen according to the effective load required by the crystal:

- (a) For LFXTDRIVE = {0}, $C_{L,eff} = 3.7 \text{ pF}$. (b) For LFXTDRIVE = {1}, 6 pF $\leq C_{L,eff} \leq 9 \text{ pF}$.
- (c) For LFXTDRIVE = {2}, 6 pF $\leq C_{L,eff} \leq 10$ pF.
- (d) For LFXTDRIVE = {3}, 6 pF $\leq C_{L,eff} \leq 12$ pF.
- When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics (2)defined in the Schmitt-Trigger Inputs section of this data sheet. Duty cycle requirements are defined by DCI FXT_SW-
- Maximum frequency of operation of the entire device cannot be exceeded. (3)
- (4) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
- Requires external capacitors at both terminals. Values are specified by crystal manufacturers. Recommended values supported are 3.7 (5) pF, 6 pF, 9 pF, and 12 pF. Maximum shunt capacitance of 1.6 pF. Because the PCB adds additional capacitance, it must be considered as part of the total capacitance.

High-Frequency Crystal Oscillator, HFXT

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		HFXTBYPASS = 0, HFFREQ = $1^{(1)(2)}$	4		8	
f _{HFXT}	HFXT oscillator crystal frequency, crystal mode	HFXTBYPASS = 0, HFFREQ = $2^{(2)}$	8.01		16	MHz
		HFXTBYPASS = 0, HFFREQ = $3^{(2)}$	16.01		24	
f _{HFXT,SW} HFXT oscillator logic-level square-wave in frequency, bypass mode		HFXTBYPASS = 1, HFFREQ = $0^{(3)(2)}$	0.9		4	
	HFXT oscillator logic-level square-wave input	HFXTBYPASS = 1, HFFREQ = $1^{(3)(2)}$	4.01		8	MHz
	frequency, bypass mode	HFXTBYPASS = 1, HFFREQ = $2^{(3)(2)}$	8.01		16	IVITIZ
		HFXTBYPASS = 1, HFFREQ = $3^{(3)(2)}$	16.01		24	
C _{L,eff}	Integrated effective load capacitance ^{(4) (5)}			1		pF

HFFREQ = {0} is not supported for HFXT crystal mode of operation. (1)

Maximum frequency of operation of the entire device cannot be exceeded. (2)

When HFXTBYPASS is set, HFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics (3)defined in the Schmitt-Trigger Inputs section of this data sheet. Duty cycle requirements are defined by DCHEXT. SW-

- Includes parasitic bond and package capacitance (approximately 2 pF per pin). (4) Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the oscillator frequency via MCLK or SMCLK. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (5)Requires external capacitors at both terminals. Values are specified by crystal manufacturers. Recommended values supported are 14 pF, 16 pF, and 18 pF. Maximum shunt capacitance of 7 pF.



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

DCO

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
f _{DCO1}	DCO frequency range 1 MHz, trimmed	Measured at SMCLK, DCORSEL = 0, DCOFSEL = 0, DCORSEL = 1, DCOFSEL = 0		1		MHz
f _{DCO2.7}	DCO frequency range 2.7 MHz, trimmed	Measured at SMCLK, DCORSEL = 0, DCOFSEL = 1		2.667		MHz
f _{DCO3.5}	DCO frequency range 3.5 MHz, trimmed	Measured at SMCLK, DCORSEL = 0, DCOFSEL = 2		3.5		MHz
f _{DCO4}	DCO frequency range 4 MHz, trimmed	Measured at SMCLK, DCORSEL = 0, DCOFSEL = 3		4		MHz
f _{DCO5.3}	DCO frequency range 5.3 MHz, trimmed	Measured at SMCLK, DCORSEL = 0, DCOFSEL = 4, DCORSEL = 1, DCOFSEL = 1		5.333		MHz
f _{DCO7}	DCO frequency range 7 MHz, trimmed	Measured at SMCLK, DCORSEL = 0, DCOFSEL = 5, DCORSEL = 1, DCOFSEL = 2		7		MHz
f _{DCO8}	DCO frequency range 8 MHz, trimmed	Measured at SMCLK, DCORSEL = 0, DCOFSEL = 6, DCORSEL = 1, DCOFSEL = 3		8		MHz
f _{DCO16}	DCO frequency range 16 MHz, trimmed	Measured at SMCLK, DCORSEL = 1, DCOFSEL = 4		16		MHz
f _{DCO21}	DCO frequency range 21 MHz, trimmed	Measured at SMCLK, DCORSEL = 1, DCOFSEL = 5		21		MHz
f _{DCO24}	DCO frequency range 24 MHz, trimmed	Measured at SMCLK, DCORSEL = 1, DCOFSEL = 6		24		MHz

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{VLO} VLO fre	quency Measu	ured at ACLK			9.4		kHz

Module Oscillator (MODOSC)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{MODOSC}	MODOSC frequency			4.0	4.8	5.4	MHz

12-Bit ADC

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V _(Ax)	Analog input voltage range ⁽¹⁾	All ADC12 analog input pins Ax	0		AVCC	V
	Resolution			12		bits
	Data rate				200	ksps
f _{ADC12OSC}	Internal oscillator ⁽²⁾		4.0	4.8	5.4	MHz
t _{CONVERT}	Conversion time	REFON = 0, Internal oscillator, f _{ADC12CLK} = f _{ADC12OSC} from MODOSC	2.6		3.5	μs

(1) The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

(2) The ADC12OSC is sourced directly from MODOSC inside the UCS.



www.ti.com

REF, Built-In Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{REF+}	Positive built-in reference voltage output	REFVSEL = {2} for 2.5 V, REFON = 1	2.7 V		2.5		V
		REFVSEL = {1} for 2.0 V, REFON = 1	2.2 V		2.0		
		REFVSEL = {0} for 1.2 V, REFON = 1	1.8 V		1.2		
AV _{CC(min)}	AV/CC minimum voltago Positivo	REFVSEL = {0} for 1.2 V		1.8			
		REFVSEL = {1} for 2.0 V		2.2			V
		REFVSEL = {2} for 2.5 V		2.7			
t _{SETTLE}	Settling time of reference voltage ⁽¹⁾	$AV_{CC} = AV_{CC (min)} - AV_{CC(max)}$ REFVSEL = {0, 1, 2}, REFON = 0 \rightarrow 1			75		μs

(1) The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB.



MSP430FR59xx MSP430FR58xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Comparator_E

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
	Reference voltage level	CERSx = 11, CEREFLx = 01, CEREFACC = 0	1.8 V	1.2		V
		CERSx = 11, CEREFLx = 10, CEREFACC = 0	2.2 V	2.0		V
		CERSx = 11, CEREFLx = 11, CEREFACC = 0	2.7 V	2.5		V
V _{REF}		CERSx = 11, CEREFLx = 01, CEREFACC = 1	1.8 V	1.2		V
		CERSx = 11, CEREFLx = 10, CEREFACC = 1	2.2 V	2.0		V
		CERSx = 11, CEREFLx = 11, CEREFACC = 1	2.7 V	2.5		V
V _{IC}	Common mode input range			0	V _{CC} -1	V
V _{CE_REF}	Reference voltage for a given tap	VIN = reference into resistor ladder, $n = 0$ to 31		VIN × (n+1) / 32		V




www.ti.com

INPUT/OUTPUT SCHEMATICS

Capacitive Touch Functionality Ports P1, P2, P3, P4, and PJ

All port pins provide the Capacitive Touch functionality as shown in the following figure. The Capacitive Touch functionality is controlled using the Capacitive Touch IO control registers CAPTIO0CTL and CAPTIO1CTL as described in the *MSP430FR58xx*, *MSP430FR59xx*, *MSP430FR68xx*, *MSP430FR68xx*, *MSP430FR69xx* Family User's Guide (SLAU367). The Capacitive Touch functionality is not shown in the individual pin schematics in the following sections.




Texas Instruments



www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Port P1, P1.0 to P1.2, Input/Output With Schmitt Trigger



NOTE: Functional representation only.



www.ti.com

r	able	50. Port P1 (P1.0 to P1.2) Pin	Functions			
		FUNCTION	CONTRO	L BITS AND SI	IGNALS ⁽¹⁾	
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL1.x	P1SEL0.x	
P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/	0	P1.0 (I/O)	I: 0; O: 1	0	0	
VREF-/VeREF-		TA0.CCI1A	0	- 0	4	
		TA0.1	1	0	I	
		DMAE0	0	- 1	0	
		RTCCLK	1		0	
		A0, C0, VREF-, VeREF- ⁽²⁾⁽³⁾	Х	1	1	
P1.1/TA0.2/TA1CLK/COUT/A1/C1/	1	P1.1 (I/O)	I: 0; O: 1	0	0	
VREF+/VeREF+		TA0.CCI2A	0	0		
		TA0.2	1	0	1	
		TA1CLK	0	4	0	
		COUT	1	- 1	0	
		A1, C1, VREF+, VeREF+ ⁽²⁾⁽³⁾	Х	1	1	
P1.2/TA1.1/TA0CLK/COUT/A2/C2	2	P1.2 (I/O)	I: 0; O: 1	0	0	
		TA1.CCI1A	0	0		
		TA1.1	1	0	1	
		TAOCLK	0	1	0	
		COUT	1		0	
		A2, C2 ⁽²⁾⁽³⁾	Х	1	1	

(1) X = Don't care

(2) Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.


(3) Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

MSP430FR59xx MSP430FR58xx



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013







www.ti.com

	Table	51. Port P1 (P1.3 to P1.5) Pin	Functions				
		FUNCTION	CONTRO		L BITS AND SIGNALS ⁽¹⁾		
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL1.x	P1SEL0.x		
P1.3/TA1.2/UCB0STE/A3/C3	3	P1.3 (I/O)	l: 0; O: 1	0	0		
		TA1.CCI2A	0	0			
		TA1.2	1	0	1		
		UCB0STE	X ⁽²⁾	1	0		
		A3, C3 ⁽³⁾⁽⁴⁾	Х	1	1		
P1.4/TB0.1/UCA0STE/A4/C4	4	P1.4 (I/O)	l: 0; O: 1	0	0		
		TB0.CCI1A	0	0			
		TB0.1	1	0	1		
		UCA0STE	X ⁽⁵⁾	1	0		
		A4, C4 ⁽³⁾⁽⁴⁾	Х	1	1		
P1.5/TB0.2/UCA0CLK/A5/C5	5	P1.5(I/O)	l: 0; O: 1	0	0		
		TB0.CCI2A	0	0			
		TB0.2	1	0	1		
		UCA0CLK	X ⁽⁵⁾	1	0		
		A5, C5 ⁽³⁾⁽⁴⁾	Х	1	1		

(1) X = Don't care

(2) Direction controlled by eUSCI_B0 module.

(3) Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(4) Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

(5) Direction controlled by eUSCI_A0 module.

Texas Instruments


MSP430FR58xx

MSP430FR59xx



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Port P1, P1.6 to P1.7, Input/Output With Schmitt Trigger



NOTE: Functional representation only.

Table 52. Port P1 (P1.6 to P1.7) Pin Functions

		FUNCTION	CONTRO	L BITS AND SI	GNALS ⁽¹⁾	
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL1.x	P1SEL0.x	
P1.6/TB0.3/UCB0SIMO/UCB0SDA/ TA0.0	6	P1.6 (I/O)	I: 0; O: 1	0	0	
		TB0.CCI3B	0	0	4	
		ТВ0.3	1	0	1	
		UCB0SIMO/UCB0SDA	X ⁽²⁾	1	0	
		TA0.CCI0A	0		4	
		TA0.0	1		1	
P1.7/TB0.4/UCB0SOMI/UCB0SCL/ TA1.0	7	P1.7 (I/O)	I: 0; O: 1	0	0	
		TB0.CCI4B	0	0		
		TB0.4	1	0	1	
		UCB0SOMI/UCB0SCL	X ⁽³⁾	1	0	
		TA1.CCI0A	0		1	
		TA1.0	1	1		

(1) X = Don't care

(2) Direction controlled by eUSCI_B0 module.


(3) Direction controlled by eUSCI_A0 module.



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

www.ti.com

Port P2, P2.0 to P2.2, Input/Output With Schmitt Trigger



NOTE: Functional representation only.

Table 53. Port P2 (P2.0 to P2.2) Pin Functions

		FUNCTION	CONTRO	L BITS AND SI	GNALS ⁽¹⁾	
PIN NAME (P2.x)	x	FUNCTION	P2DIR.x	P2SEL1.x	P2SEL0.x	
P2.0/TB0.6/UCA0TXD/UCA0SIMO/	0	P2.0 (I/O)	I: 0; O: 1	0	0	
TB0CLK/ACLK		TB0.CCI6B	0	0	1	
		TB0.6	1	0	1	
		UCA0TXD/UCA0SIMO	X ⁽²⁾	1	0	
		TB0CLK	0	1	1	
		ACLK	1		1	
P2.1/TB0.0/UCA0RXD/UCA0SOMI/	1	P2.1 (I/O)	l: 0; O: 1	0	0	
TB0.0		TB0.CCI0A	0	x	1	
		ТВ0.0	1	^	I	
		UCA0RXD/UCA0SOMI	X ⁽²⁾	1	0	
P2.2/TB0.2/UCB0CLK	2	P2.2 (I/O)	l: 0; 0: 1	0	0	
		N/A	0	0	1	
		TB0.2	1	0	I	
		UCB0CLK	X ⁽³⁾	1	0	
		N/A	0	1	1	
		Internally tied to DVSS	1	I	1	

(1) X = Don't care

(2) Direction controlled by eUSCI_A0 module.


(3) Direction controlled by eUSCI_B0 module.

MSP430FR59xx MSP430FR58xx



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013







www.ti.com

	Table	54. Port P2 (P2.3 to P2.4) Pin	Functions					
		FUNCTION	CONTRO	CONTROL BITS AND SIGNALS ⁽¹⁾				
PIN NAME (P2.x)	x	FUNCTION	P2DIR.x	P2SEL1.x	P2SEL0.x			
P2.3/TA0.0/UCA1STE/A6/C10	3	P2.3 (I/O)	l: 0; O: 1	0	0			
		TA0.CCI0B	0	0	4			
		TA0.0	1	0	1			
		UCA1STE	X ⁽²⁾	1	0			
		A6, C10 ⁽³⁾⁽⁴⁾	Х	1	1			
P2.4/TA1.0/UCA1CLK/A7/C11	4	P2.4 (I/O)	l: 0; O: 1	0	0			
		TA1.CCI0B	0	0	4			
		TA1.0	1	0	1			
		UCA1CLK	X ⁽²⁾	1	0			
		A7, C11 ⁽³⁾⁽⁴⁾	Х	1	1			

(1) X = Don't care

(2) Direction controlled by eUSCI_A1 module.


(3) Setting P2SEL1.x and P2SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(4) Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

www.ti.com

SLAS704A - OCTOBER 2012-REVISED OCTOBER 2013

Port P2, P2.5 to P2.6, Input/Output With Schmitt Trigger



NOTE: Functional representation only.

Table 55. Port P2 (P2.5 to P2.6) Pin Functions

		FUNCTION	CONTRO	L BITS AND SI	GNALS ⁽¹⁾	
PIN NAME (P2.x)	x	FUNCTION	P2DIR.x	P2SEL1.x	P2SEL0.x	
P2.5/TB0.0/UCA1TXD/UCA1SIMO	5	P2.5(I/O)	I: 0; O: 1	0	0	
		TB0.CCI0B	0	0	4	
		ТВ0.0	1	0	.I	
		UCA1TXD/UCA1SIMO	X ⁽²⁾	1	0	
		N/A	0	4		
		Internally tied to DVSS	1	1	.I	
P2.6/TB0.1/UCA1RXD/UCA1SOMI	6	P2.6(I/O)	I: 0; O: 1	0	0	
		N/A	0	0	4	
		TB0.1	1	0	.I	
		UCA1RXD/UCA1SOMI	X ⁽²⁾	1	0	
		N/A	0		4	
		Internally tied to DVSS	1	1	1	

(1) X = Don't care


(2) Direction controlled by eUSCI_A1 module.





www.ti.com





NOTE: Functional representation only.

Table 56. Port P2 (P2.7) Pin Functions

	~	FUNCTION	CONTRO	L BITS AND SI) SIGNALS ⁽¹⁾	
PIN NAME (P2.x)	x	FUNCTION	P2DIR.x	P2SEL1.x	P2SEL0.x	
P2.7	7	P2.7(I/O)	I: 0; O: 1	0	0	
		N/A	0	0	4	
		Internally tied to DVSS	1	0	I	
		N/A	0	4	×	
		Internally tied to DVSS	1	I	Х	


(1) X = Don't care

MSP430FR59xx MSP430FR58xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013







www.ti.com

			CONTRO	OL BITS AND SIG	SNALS ⁽¹⁾
PIN NAME (P3.x)	x	FUNCTION	P3DIR.x	P3SEL1.x	P3SEL0.x
P3.0/A12/C12	0	P3.0 (I/O)	l: 0; O: 1	0	0
		N/A	0	0	4
		Internally tied to DVSS	1	0	1
		N/A	0		0
		Internally tied to DVSS	1	1 1	0
		A12/C12 ⁽²⁾⁽³⁾	Х	1	1
P3.1/A13/C13	1	P3.1 (I/O)	l: 0; O: 1	0	0
		N/A	0		
		Internally tied to DVSS	1	0	1
		N/A	0		0
		Internally tied to DVSS	1	1 1	0
		A13/C13 ⁽²⁾⁽³⁾	Х	1	1
P3.2/A14/C14	2	P3.2 (I/O)	l: 0; O: 1	0	0
		N/A	0		
		Internally tied to DVSS	1	0	1
		N/A	0		<u> </u>
		Internally tied to DVSS	1	1	0
		A14/C14 ⁽²⁾⁽³⁾	Х	1	1
P3.3/A15/C15	3	P3.3 (I/O)	l: 0; O: 1	0	0
		N/A	0	-	
		Internally tied to DVSS	1	0	1
		N/A	0		0
		Internally tied to DVSS	1	1	0
		A15/C15 ⁽²⁾⁽³⁾	Х	1	1

(1) X = Don't care

Setting P3SEL1.x and P3SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when (2)

applying analog signals. Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when (3) applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.


MSP430FR58xx

MSP430FR59xx



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013







www.ti.com

			CONTROL BITS AND SIGNALS ⁽¹⁾				
PIN NAME (P3.x)	x	FUNCTION	P3DIR.x	P3SEL1.x	P3SEL0.x		
P3.4/TB0.3/SMCLK	4	P3.4 (I/O)	l: 0; O: 1	0	0		
		TB0.CCI3A	0	0	1		
		TB0.3	1	0	I		
		N/A	0	1	х		
		SMCLK	1	I	~		
P3.5/TB0.4/COUT	5	P3.5 (I/O)	l: 0; O: 1	0	0		
		TB0.CCI4A	0		1		
		TB0.4	1		I		
		N/A	0	1	х		
		COUT	1	I	^		
P3.6/TB0.5	6	P3.6 (I/O)	l: 0; O: 1	0	0		
		TB0.CCI5A	0	0	1		
		TB0.5	1	0	I		
		N/A	0	1	х		
		Internally tied to DVSS	1	I	^		
P3.7/TB0.6	7	P3.7 (I/O)	l: 0; O: 1	0	0		
		TB0.CCI6A	0	0	1		
		TB0.6	1	U	I		
		N/A	0	1	х		
		Internally tied to DVSS	1		^		


(1) X = Don't care

MSP430FR58xx

MSP430FR59xx

www.ti.com

Port P4, P4.0 to P4.3, Input/Output With Schmitt Trigger





www.ti.com

		5111071011	CONTRO	DL BITS AND SIG	GNALS ⁽¹⁾
PIN NAME (P4.x)	x	FUNCTION	P4DIR.x	P4SEL1.x	P4SEL0.x
P4.0/A8	0	P4.0 (I/O)	l: 0; O: 1	0	0
		N/A	0	0	
		Internally tied to DVSS	1	0	1
		N/A	0		0
		Internally tied to DVSS	1	1	0
		A8 ⁽²⁾	Х	1	1
P4.1/A9	1	P4.1 (I/O)	l: 0; O: 1	0	0
		N/A	0	0	
		Internally tied to DVSS	1	0	1
		N/A	0		0
		Internally tied to DVSS	1	1	0
		A9 ⁽²⁾	Х	1	1
P4.2/A10	2	P4.2 (I/O)	l: 0; O: 1	0	0
		N/A	0	0	
		Internally tied to DVSS	1	0	1
		N/A	0		0
		Internally tied to DVSS	1	1	0
		A10 ⁽²⁾	Х	1	1
P4.3/A11	3	P4.3 (I/O)	l: 0; O: 1	0	0
		N/A	0		
		Internally tied to DVSS	1	0	1
		N/A	0		0
		Internally tied to DVSS	1	1	0
		A11 ⁽²⁾	Х	1	1

(1) (2)


X = Don't care Setting P4SEL1.x and P4SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

MSP430FR59xx MSP430FR58xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013








www.ti.com

			CONTRO	OL BITS AND SIG	GNALS ⁽¹⁾
PIN NAME (P4.x)	x	FUNCTION	P4DIR.x	P4SEL1.x	P4SEL0.x
P4.4/TB0.5	4	P4.4 (I/O)	l: 0; O: 1	0	0
		TB0.CCI5B	0	0	1
		TB0.5	1	0	I
		N/A	0	1	х
		Internally tied to DVSS	1		^
P4.5	5	P4.5 (I/O)	l: 0; O: 1	0	0
		N/A	0	0	1
		Internally tied to DVSS	1	0	I
		N/A	0		х
		Internally tied to DVSS	1	1	^
P4.6	6	P4.6 (I/O)	l: 0; O: 1	0	0
		N/A	0	0	1
		Internally tied to DVSS	1	0	I
		N/A	0	1	х
		Internally tied to DVSS	1	I	^
P4.7	7	P4.7 (I/O)	l: 0; O: 1	0	0
		N/A	0	0	1
		Internally tied to DVSS	1	U	1
		N/A	0	1	х
		Internally tied to DVSS	1	I	^

(1) X = Don't care


www.ti.com





MSP430FR59xx MSP430FR58xx

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013



NOTE: Functional representation only.



www.ti.com

Texas Instruments MSP430FR59xx MSP430FR58xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

		Table 61. Por	t PJ (PJ.4 a	and PJ.5) P	in Functio	ns			
			CONTROL BITS AND SIGNALS ⁽¹⁾						
PIN NAME (PJ.x)	x	FUNCTION	PJDIR.x	PJSEL1.5	PJSEL0.5	PJSEL1.4	PJSEL0.4	LFXT BYPASS	
PJ.4/LFXIN	4	PJ.4 (I/O)	I: 0; O: 1	Х	Х	0	0	Х	
		N/A	0	x	х	1	х	х	
		Internally tied to DVSS	1	^	^	I	^	~	
		LFXIN crystal mode ⁽²⁾	Х	Х	Х	0	1	0	
		LFXIN bypass mode ⁽²⁾	Х	Х	Х	0	1	1	
PJ.5/LFXOUT	5					0	0	0	
		PJ.5 (I/O)	I: 0; O: 1	0	0	1	Х	U	
						Х	Х	1 ⁽³⁾	
				see ⁽⁴⁾		0	0	0	
		N/A	0		see ⁽⁴⁾	1	Х	0	
						Х	Х	1 ⁽³⁾	
						0	0	0	
		Internally tied to DVSS	1	see ⁽⁴⁾	see ⁽⁴⁾	1	Х	0	
						Х	Х	1 ⁽³⁾	
		LFXOUT crystal mode ⁽²⁾	Х	Х	Х	0	1	0	

(1) X = Don't care

(2) If PJSEL1.4 = 0 and PJSEL0.4 = 1, the general-purpose I/O is disabled. When LFXTBYPASS = 0, PJ.4 and PJ.5 are configured for crystal operation and PJSEL1.5 and PJSEL0.5 are don't care. When LFXTBYPASS = 1, PJ.4 is configured for bypass operation and PJ.5 is configured as general-purpose I/O.

(3) When PJ.4 is configured in bypass mode, PJ.5 is configured as general-purpose I/O.

(4) If PJSEL0.5 = 1 or PJSEL1.5 = 1, the general-purpose I/O functionality is disabled. No input function is available. Configured as output, the pin is actively pulled to zero.




MSP430FR59xx

MSP430FR58xx

www.ti.com






NOTE: Functional representation only.

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013



NOTE: Functional representation only.

PRODUCT PREVIEW



www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

		Table 62. Port	t PJ (PJ.6 a	and PJ.7) P	in Functio	ns		
				CO	NTROL BITS	AND SIGNAL	S ⁽¹⁾	
PIN NAME (PJ.x)	x	FUNCTION	PJDIR.x	PJSEL1.7	PJSEL0.7	PJSEL1.6	PJSEL0.6	HFXT BYPASS
PJ.6/HFXIN	6	PJ.6 (I/O)	I: 0; O: 1	Х	Х	0	0	Х
		N/A	0	x	х	4	х	х
		Internally tied to DVSS	1	^	^	1	^	^
		HFXIN crystal mode ⁽²⁾	Х	Х	Х	0	1	0
		HFXIN bypass mode ⁽²⁾	Х	Х	Х	0	1	1
PJ.7/HFXOUT	5					0	0	0
		PJ.7 (I/O) ⁽³⁾	I: 0; O: 1	0	0	1	Х	0
						Х	Х	1 ⁽⁴⁾
						0	0	
		N/A	0	see (3)	see (3)	1	Х	0
						Х	Х	1 ⁽⁴⁾
						0	0	
		Internally tied to DVSS	1	see (3)	see (3)	1	Х	0
						Х	Х	1 ⁽⁴⁾
		HFXOUT crystal mode ⁽²⁾	Х	Х	Х	0	1	0

(1) X = Don't care

(2) Setting PJSEL1.6 = 0 and PJSEL0.6 = 1 causes the general-purpose I/O to be disabled. When HFXTBYPASS = 0, PJ.6 and PJ.7 are configured for crystal operation and PJSEL1.6 and PJSEL0.7 are do not care. When HFXTBYPASS = 1, PJ.6 is configured for bypass operation and PJ.7 is configured as general-purpose I/O.

(3) With PJSEL0.7 = 1 or PJSEL1.7 =1 the general-purpose I/O functionality is disabled. No input function is available. Configured as output the pin is actively pulled to zero.

(4) When PJ.6 is configured in bypass mode, PJ.7 is configured as general-purpose I/O.



www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Port J, J.0 to J.3 JTAG pins TDO, TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger




Table 63. Port PJ (PJ.0 to PJ.3) Pin Functions



SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

www.ti.com

				CONTROL BITS/ SIGNALS ⁽¹⁾			
PIN NAME (PJ.x)	x	FUNCTION	PJDIR.x	PJSEL1.x	PJSEL0.x	CEPD.x (Cx)	
PJ.0/TDO/TB0OUTH/	0	PJ.0 (I/O) ⁽²⁾	I: 0; 0: 1	0	0	0	
SMCLK/SRSCG1/C6		TDO ⁽³⁾	X	х	Х	0	
		TBOOUTH	0				
		SMCLK	1	0	1	0	
		N/A	0				
		CPU Status Register Bit SCG1	1	- 1	0	0	
		N/A	0			0	
		Internally tied to DVSS	1	- 1	1	0	
		C6 ⁽⁴⁾	Х	Х	Х	1	
PJ.1/TDI/TCLK/MCLK/	1	PJ.1 (I/O) ⁽²⁾	I: 0; O: 1	0	0	0	
SRSCG0/C7		TDI/TCLK ^{(3) (5)}	Х	Х	Х	0	
		N/A	0	0		0	
		MCLK	1	0	1	0	
		N/A	0		0	0	
		CPU Status Register Bit SCG0	1	1	0	0	
		N/A	0	1	4	0	
		Internally tied to DVSS	$\begin{array}{c c c c c c c } & 0 & & 0 & & \\ \hline 1 & 1 & & 1 & & \\ \hline 0 & 1 & & & \\ \hline 0 & 1 & & & \\ \hline 0 & 1 & & & \\ \hline 1 & 0 & & & \\ \hline X & X & X & & \\ \hline 0 & 1 & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 0 & & & & \\ \hline 1 & & & & \\ \hline 1 & & & \\ 1 & & \\ \hline 1 & & & \\ 1 & & \\ \hline 1 & & & \\ 1 & & \\ $	I	1	0	
		C7 ⁽⁴⁾	Х	Х	Х	1	
PJ.2/TMS/ACLK/	2	PJ.2 (I/O) ⁽²⁾	I: 0; O: 1	0	0	0	
SROSCOFF/C8		TMS ⁽³⁾ (5)	Х	Х	Х	0	
		N/A	0	0	1	0	
		ACLK	1	0	I	0	
		N/A	0	1	0	0	
		CPU Status Register Bit OSCOFF	1	I	0	0	
		N/A	0	1	1	0	
		Internally tied to DVSS	1	I	I	0	
		C8 ⁽⁴⁾	Х	Х	Х	1	
PJ.3/TCK/SRCPUOFF/C9	3	PJ.3 (I/O) ⁽²⁾	l: 0; O: 1	0	0	0	
		TCK ⁽³⁾ ⁽⁵⁾	Х	Х	Х	0	
		N/A	0	0	1	0	
		Internally tied to DVSS	1	0	I	0	
		N/A	0	4	0	0	
		CPU Status Register Bit CPUOFF	1	l		U	
		N/A	0	- 1	1	0	
		Internally tied to DVSS	1	I		U	
		C9 ⁽⁴⁾	1 0 1 X 1:0;0:1 X 0 1 0 1 0 1 0 1 0 1 0 1 0 1 X 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 <td>Х</td> <td>Х</td> <td>1</td>	Х	Х	1	

(1) X = Don't care

(2) Default condition

(3) The pin direction is controlled by the JTAG module. JTAG mode selection is made via the SYS module or by the Spy-Bi-Wire four-wire entry sequence. Neither PJSEL1.x and PJSEL0.x nor CEPD.x bits have an effect in these cases.

(4) Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

(5) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.



MSP430FR59xx MSP430FR58xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

DEVICE DESCRIPTORS (TLV)

Table 65 lists the contents of the device descriptor tag-length-value (TLV) structure for MSP430FR59xx devices including AES. Table 64 summarizes the Device IDs of the corresponding MSP430FR59xx devices.

Table 67 lists the contents of the device descriptor tag-length-value (TLV) structure for MSP430FR58xx devices without AES. Table 66 summarizes the Device IDs of the corresponding MSP430FR58xx devices.

Table 64. Device IDs for MSP430FR59xx Devices With AES

Davias	Device ID				
Device	01A05h	01A04h			
MSP430FR5969	081h	069h			
MSP430FR5968	081h	068h			
MSP430FR5967	081h	067h			
MSP430FR5949	081h	061h			
MSP430FR5948	081h	060h			
MSP430FR5947	081h	05Fh			
MSP430FR5959	081h	065h			
MSP430FR5958	081h	064h			
MSP430FR5957	081h	063h			

	Description	MSP43	0FR59xx	
	Description	Address	Value	
Info Block	Info length	01A00h	06h	
	CRC length	01A01h	06h	
	CRC value	01A02h	per unit	
	CRC value	01A03h	per unit	
	Davias ID	01A04h		
	Device ID	01A01h 01A02h 01A03h 01A03h 01A04h 01A05h 01A06h 01A07h 01A08h 01A09h 01A0Ah 01A0Bh 01A0Bh 01A0Ch 01A0Ch 01A0Ch 01A0Ch 01A0Ch 01A0Fh 01A10h 01A11h 01A12h	see Table 64	
	Hardware revision	01A06h	per unit	
	Firmware revision	01A07h	per unit	
Die Record	Die Record Tag	01A08h	08h	
	Die Record length	01A09h	0Ah	
		01A0Ah	per unit	
	Lot/Wafer ID	01A0Bh	per unit	
	Lot/water ID	01A0Ch	per unit	
		01A0Dh	per unit	
		01A0Eh	per unit	
	Die X position	01A0Fh	per unit	
		01A10h	per unit	
	Die Y position	01A11h	per unit	
	Test results	01A12h	per unit	
		01A13h	per unit	
ADC12 Calibration	ADC12 Calibration Tag	01A14h	11h	
	ADC12 Calibration length	01A15h	10h	
	ADC Gain Factor ⁽²⁾	01A16h	per unit	
		01A17h	per unit	

Table 65. Device Descriptor Table MSP430FR59xx⁽¹⁾

(1) NA = Not applicable, per unit = content can differ from device to device

(2) ADC Gain: the gain correction factor is measured using the internal voltage reference with REFOUT=0. Other settings (for example, with REFOUT = 1) can result in different correction factors.



www.ti.com

	Description	MSP430	FR59xx
	Description	Address	Value
		01A18h	per unit
	ADC Offset	01A19h	per unit
	Description ADC Offset ⁽³⁾ ADC 1.2-V Reference Temp. Sensor 30°C ADC 1.2-V Reference Temp. Sensor 85°C ADC 2.0-V Reference Temp. Sensor 30°C ADC 2.0-V Reference Temp. Sensor 30°C ADC 2.5-V Reference REF Calibration Tag REF Calibration length REF 1.2-V Reference REF 2.0-V Reference REF 2.5-V Reference 128-bit Random Number Tag Random Number Length 128-bit Random Number (4)	01A1Ah	per unit
		01A1Bh	per unit
	ADC 1.2-V Reference	01A1Ch	per unit
	Temp. Sensor 85°C	01A1Dh	per unit
	ADC 2.0-V Reference	01A1Eh	per unit
	Temp. Sensor 30°C	01A1Fh	per unit
	ADC 2.0-V Reference	01A20h	per unit
	Temp. Sensor 85°C	01A21h	per unit
	ADC 2.5-V Reference	01A22h	per unit
	Temp. Sensor 30°C	01A23h	per unit
	ADC 2.5-V Reference	01A24h	per unit
	Temp. Sensor 85°C	01A25h	per unit
REF Calibration	REF Calibration Tag	01A26h	12h
	REF Calibration length	01A27h	06h
		01A28h	per unit
	REF 1.2-V Relefence	01A29h	per unit
		01A2Ah	per unit
	REF 2.0-V Reference	01A2Bh	per unit
		01A2Ch	per unit
	REF 2.5-V Relefence	01A2Dh	per unit
andom Number	128-bit Random Number Tag	01A2Eh	15h
	Random Number Length	01A2Fh	10h
		01A30h	per unit
		01A31h	per unit
		01A32h	per unit
	DescriptionAddressADC Offset(3)01A18h01A19h01A19hADC 1.2-V Reference01A14hTemp. Sensor 30°C01A18hADC 1.2-V Reference01A14hTemp. Sensor 30°C01A18hADC 2.0-V Reference01A14hTemp. Sensor 30°C01A14hADC 2.0-V Reference01A14hTemp. Sensor 30°C01A14hADC 2.0-V Reference01A20hTemp. Sensor 30°C01A14hADC 2.0-V Reference01A20hTemp. Sensor 30°C01A21hADC 2.5-V Reference01A22hTemp. Sensor 30°C01A23hADC 2.5-V Reference01A22hTemp. Sensor 30°C01A23hADC 2.5-V Reference01A22hTemp. Sensor 85°C01A22hCalibrationREF Calibration TagADC 2.5-V Reference01A22hTemp. Sensor 85°C01A22hCalibrationREF Calibration IengthADC 2.5-V Reference01A22hREF 1.2-V Reference01A22h01A2Ah01A2AhREF 2.5-V Reference01A2Ah01A2Dh01A2ChREF 2.5-V Reference01A2Ch01A2Ah01A32h01A31h01A33h01A33h01A34h01A33h01A34h01A34h01A34h01A34h01A34h01A35h01A35h	01A33h	per unit
ADC Offset ⁽³⁾ 01418h ADC 1.2-V Reference 01418h Temp. Sensor 30°C 01418h ADC 1.2-V Reference 01414h Temp. Sensor 30°C 01418h ADC 1.2-V Reference 01416h Temp. Sensor 85°C 01410h ADC 2.0-V Reference 01416h Temp. Sensor 30°C 01418h ADC 2.0-V Reference 01420h Temp. Sensor 30°C 01420h ADC 2.5-V Reference 01422h Temp. Sensor 85°C 01422h OI A23h ADC 2.5-V Reference 01422h Temp. Sensor 85°C 0142bh 0142bh ADC 2.5-V Reference 0142bh 0142bh REF Calibration Tag 0142bh 0142bh REF 1.2-V Reference 0142bh 0142bh REF 2.0-V Reference 0142bh 0142bh REF 2.0-V Reference 0142bh 0142bh Ref 2.0-V Reference 0142bh 0142bh Random Number 128-bit Random Number Tag 0143bh 01433bh 01433bh 0	01A34h	per unit	
		01A35h	per unit
		01A36h	per unit
	128 bit Dondom Number ⁽⁴⁾	01A37h	per unit
		01A38h	per unit
		01A39h	per unit
		01A3Ah	per unit
		01A3Bh	per unit
		01A3Ch	per unit
		01A3Dh	per unit
		01A3Eh	per unit
		0143Eb	per unit

(3) ADC Offset: the offset correction factor is measured using the internal 2.5V reference.

(4) 128-bit Random Number: The random number is generated during production test.



www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

Table 66. Device IDs for MSP430FR58xx Devices Without AES

Davies	Device ID				
Device	01A05h	01A04h			
MSP430FR5869	081h	05Dh			
MSP430FR5868	081h	05Ch			
MSP430FR5867	081h	05Bh			
MSP430FR5849	081h	055h			
MSP430FR5848	081h	054h			
MSP430FR5847	081h	053h			
MSP430FR5859	081h	059h			
MSP430FR5858	081h	058h			
MSP430FR5857	081h	057h			

Table 67. Device Descriptor Table MSP40FR58xx⁽¹⁾

	Description	MSP43	0FR58xx	
	Description	Address	Value	
Info Block	Info length	01A00h	06h	
	CRC length	01A01h	06h	
-		01A02h	per unit	
	CRC value	01A03h	per unit	
-	Device ID	01A04h	Table 00	
-	Device ID	01A05h	see Table 66	
-	Hardware revision	01A06h	per unit	
-	Firmware revision	01A07h	per unit	
Die Record	Die Record Tag	01A08h	08h	
	Die Record length	01A09h	0Ah	
-	CRC length CRC value Device ID Device ID Hardware revision Firmware revision Die Record Tag Die Record length Lot/Wafer ID Die X position Die X position Die Y position Test results ADC12 Calibration Tag ADC12 Calibration length ADC Gain Factor ⁽²⁾ ADC Offset ⁽³⁾ ADC 1.2-V Reference Temp. Sensor 30°C ADC 1.2-V Reference	01A0Ah	per unit	
		01A0Bh	per unit	
	Lot/water ID	01A0Ch	per unit	
		Address 01A00h 01A01h 01A02h 01A03h 01A03h 01A03h 01A03h 01A03h 01A03h 01A03h 01A04h 01A05h 01A06h 01A07h 01A08h 01A09h 01A0Ah 01A08h	per unit	
-		01A0Eh	per unit	
	Die X position	01A0Fh	per unit	
-		01A10h	per unit	
	Die Y position	01A11h	per unit	
-	T , N	01A12h	per unit	
	l est results	01A13h	per unit	
ADC12 Calibration	ADC12 Calibration Tag	01A14h	11h	
	ADC12 Calibration length	01A15h	10h	
-		01A16h	per unit	
	ADC Gain Factor ⁽²⁾	01A17h	per unit	
		01A18h	per unit	
	ADC Offset ⁽⁹⁾	01A19h	per unit	
	ADC 1.2-V Reference	01A1Ah	per unit	
		01A1Bh	per unit	
	ADC 1.2-V Reference	01A1Ch	per unit	
	Temp. Sensor 85°C	01A1Dh	per unit	

(1) NA = Not applicable, per unit = content can differ from device to device

(2)

ADC Gain: the gain correction factor is measured using the internal voltage reference with REFOUT=0. Other settings (for example, with REFOUT = 1) can result in different correction factors. ADC Offset: the offset correction factor is measured using the internal 2.5V reference. (3)




www.ti.com

	Description	MSP430FR58xx		
	Description	Address	Value	
	ADC 2.0-V Reference	01A1Eh	per unit	
	Temp. Sensor 30°C	01A1Fh	per unit	
	ADC 2.0-V Reference	01A20h	per unit	
	Temp. Sensor 85°C	01A21h	per unit	
	ADC 2.5-V Reference	01A22h	per unit	
	Temp. Sensor 30°C	01A23h	per unit	
	ADC 2.5-V Reference	01A24h	per unit	
	Temp. Sensor 85°C	01A25h	per unit	
REF Calibration	REF Calibration Tag	01A26h	12h	
	REF Calibration length	01A27h	06h	
		01A28h	per unit	
	KEF 1.2-V Keierence	01A29h	per unit	
		01A2Ah	per unit	
	REF 2.0-V Reference	01A1Eh 01A1Fh 01A20h 01A21h 01A22h 01A22h 01A23h 01A24h 01A25h 01A25h 01A26h 01A27h 01A28h 01A29h	per unit	
			per unit	
	KEF 2.3-V KETERENCE	01A2Dh	per unit	
andom Number	128-bit Random Number Tag	01A2Eh	15h	
	Random Number Length	01A2Fh	10h	
		01A30h	per unit	
		Address 01A1Eh 01A1Fh 01A20h 01A21h 01A21h 01A22h 01A23h 01A25h 01A26h 01A26h 01A26h 01A26h 01A28h 01A32h 01A30h 01A31h 01A31h 01A34h 01A35h 01A36h 01A37h 01A38h 01A38h 01A38h 01A38h	per unit	
			per unit	
			per unit	
			per unit	
	Address ADC 2.0-V Reference Temp. Sensor 30°C 01A1Eh ADC 2.0-V Reference Temp. Sensor 85°C 01A20h ADC 2.5-V Reference Temp. Sensor 30°C 01A22h ADC 2.5-V Reference Temp. Sensor 30°C 01A23h ADC 2.5-V Reference Temp. Sensor 85°C 01A24h ADC 2.5-V Reference Temp. Sensor 85°C 01A24h REF Calibration Tag 01A26h REF Calibration length 01A27h REF 1.2-V Reference 01A28h 01A29h 01A28h REF 2.0-V Reference 01A28h 01A28h 01A28h REF 2.0-V Reference 01A22h 01A2Bh 01A2Ch REF 2.5-V Reference 01A2Ch 01A2Dh 01A2Eh Random Number Length 01A2Fh 01A30h 01A31h 01A33h 01A34h 01A34h 01A35h 01A34h 01A35h 01A35h 01A36h 01A36h 01A38h 01A36h 01A38h 01A38h 01A38h 01A38h <td< td=""><td>per unit</td></td<>	per unit		
		O1A20h Ince 01A21h Ince 01A22h I°C 01A23h Ince 01A24h I°C 01A25h Ince 01A22h I°C 01A23h Ince 01A24h I°C 01A25h Tag 01A26h Ingth 01A27h Ingth 01A27h Ince 01A28h Ince 01A32h Ince 01A32h Ince 01A33h Ince 01A33h Ince Ince Ince Ince Ince Ince Ince Ince <td>per unit</td>	per unit	
	128 hit Dondors Number (4)	01A37h	per unit	
		Ot A25h ag 01A25h ag 01A26h ngth 01A27h nce 01A28h 01A28h 0 nce 01A28h 01A28h 0 nce 01A28h 01A28h 0 nce 01A28h 01A20h 0 nce 01A2Ch 01A2Ch 0 o1A2Ch 0 o1A2Ch 0 o1A2Ch 0 o1A2Ch 0 o1A2Ch 0 o1A32h 0 01A30h 0 01A31h 0 01A32h 0 01A33h 0 01A35h 0 01A36h 0 01A39h 0	per unit	
		01A39h	per unit	
		01A3Ah	per unit	
		01A3Bh	per unit	
		01A21h 01A22h 01A23h 01A24h 01A25h 01A26h 01A26h 01A27h 01A28h 01A32h 01A31h 01A32h 01A33h 01A34h 01A35h 01A36h 01A38h 01A38h 01A38h 01A38h 01A38h 01A38h 01A30h	per unit	
		01A3Dh	per unit	
		Address 01A1Eh 01A1Fh 01A20h 01A21h 01A21h 01A22h 01A23h 01A24h 01A25h 01A26h 01A26h 01A26h 01A27h 01A28h 01A32h 01A30h 01A31h 01A31h 01A33h 01A34h 01A35h 01A36h 01A37h 01A38h 01A38h 01A38h 01A38h 01A38h 01A38h 01A38h	per unit	
		01A3Fh	per unit	

Table 67. Device Descriptor Table MSP40FR58xx⁽¹⁾ (continued)

(4) 128-bit Random Number: The random number is generated during production test.





MSP430FR59xx MSP430FR58xx

www.ti.com

SLAS704A-OCTOBER 2012-REVISED OCTOBER 2013

REVISION HISTORY

REVISION	CHANGES
SLAS704	Product Preview release
SLAS704A	Updated Product Preview release. Added Applications, Development Tools Support, and Device and Development Tool Nomenclature. Added configuration notes to FRAM Memory and Digital I/O. Updated Table 13. Updated all electrical characteristics. Changed name of CapSenselO feature to Capacitive Touch IO.



26-Jan-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
XMS430FR5969IRGZR	ACTIVE	VQFN	RGZ	48	1	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		X430FR5969	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

26-Jan-2014

MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.




RGZ (S-PVQFN-N48) PLASTIC QUAD FLATPACK NO-LEAD


THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.








RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated