

Spartan-6 LX9 MicroBoard

Avnet Design Services

www.em.avnet.com/s6microboard

Function	Sheet Number
Lead Sheet	1
Block Diagram	2
Architecture	3
FPGA Bank 0	4
FPGA Bank 1	5
FPGA Bank 2	6
FPGA Bank 3	7
Power / USB JTAG	8
LPDDR Memory	9
FPGA 10/100 Ethernet PHY	10

Function	Sheet Number
Lead Sheet	1
Block Diagram	2
Architecture	3
FPGA Bank 0	4
FPGA Bank 1	5
FPGA Bank 2	6
FPGA Bank 3	7
Power / USB JTAG	8
LPDDR Memory	9
FPGA 10/100 Ethernet PHY	10



Spartan-6 LX9 MicroBoard Rev C

8/2/2012

2:45:45 PM

Copyright 2012, Avnet, Inc. All Rights Reserved.

This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All trademarks and trade names are the properties of their respective owners and Avnet, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own.


Avnet is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Avnet makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. AVNET HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Avnet is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Avnet from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.

▲ Modified Rev A Boards are Functionally Equivalent to Rev B Boards.


▲ Modified Rev B Boards are Functionally Equivalent to Rev C Boards.







▲ X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

Avnet Engineering Services		
Title: Sheet 1 - Lead Sheet		
Size: B	Document Number: S6-LX9-SCH-C	Rev: C
Date: 8/2/2012		Sheet 1 of 10




X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

 Avnet Engineering Services		
Title: Sheet 2 - Block Diagram		
Size: B	Document Number: S6-LX9-SCH-C	Rev: C
Date: 8/2/2012	Sheet 2	of 10




X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

Avnet Engineering Services		
Title: Sheet 3 - Architecture		
Size: C	Document Number: S6-LX9-SCH-C	Rev: C
Date: 8/2/2012	Sheet 3	of 10



▲ Use Internal Pull Down Resistor If Resistor Pack Is Not Installed.



▲ X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



AVNET Avnet Engineering Services		
Title: Sheet 4 - FPGA Bank 0		
Size: B	Document Number: S6-LX9-SCH-C	Rev: C
Date: 8/2/2012	Sheet 4	of 10

U4B

BANK 1		
IO_L01p_1_A25	F15	FPGA PMOD1 P1
IO_L01n_1_A24_VREF	F16	FPGA PMOD1 P2
IO_L29p_1_A23_M1A13	C17	FPGA PMOD1 P3
IO_L29n_1_A22_M1A14	C18	FPGA PMOD1 P4
IO_L30p_1_A21_M1RESET	F14	FPGA PMOD1 P7
IO_L30n_1_A20_M1A11	G14	FPGA PMOD1 P8
IO_L31p_1_A19_M1CKE	D17	FPGA PMOD1 P9
IO_L31n_1_A18_M1A12	D18	FPGA PMOD1 P10
IO_L32p_1_A17_M1A8	H12	FPGA PMOD2 P1
IO_L32n_1_A16_M1A9	G13	FPGA PMOD2 P2
IO_L33p_1_A15_M1A10	E16	FPGA PMOD2 P3
IO_L33n_1_A14_M1A4	E18	FPGA PMOD2 P4
IO_L34p_1_A13_M1WE	K12	FPGA PMOD2 P7
IO_L34n_1_A12_M1BA2	K13	FPGA PMOD2 P8
IO_L35p_1_A11_M1A7	F17	FPGA PMOD2 P9
IO_L35n_1_A10_M1A2	F18	FPGA PMOD2 P10
IO_L36p_1_A9_M1BA0	H13	
IO_L36n_1_A8_M1BA1	H14	
IO_L37p_1_A7_M1A0	H15	
IO_L37n_1_A6_M1A1	H16	
IO_L38p_1_A5_M1CLKp	G16	
IO_L38n_1_A4_M1CLKn	G18	
IO_L39p_1_M1A3	J13	
IO_L39n_1_M1ODT	K14	
IO_L40p_1_GCLK11_M1A5	L12	
IO_L40n_1_GCLK10_M1A6	L13	
IO_L41p_1_GCLK9_IRDY1_M1RASN	K15	CLOCK Y2
IO_L41n_1_GCLK8_M1CASN	K16	CLOCK Y2
IO_L42p_1_GCLK7_M1UDM	L15	FPGA ETH RX CLK
IO_L42n_1_GCLK6_TRDY1_M1LDM	L16	FPGA ETH TX CLK
IO_L43p_1_GCLK5_M1DQ4	H17	FPGA ETH TX CLK
IO_L43n_1_GCLK4_M1DQ5	H18	
IO_L44p_1_A3_M1DQ6	J16	FPGA ETH TX D3
IO_L44n_1_A2_M1DQ7	J18	FPGA ETH TX D2
IO_L45p_1_A1_M1LDQSp	K17	FPGA ETH TX D1
IO_L45n_1_A0_M1LDQSn	K18	FPGA ETH TX D0
IO_L46p_1_FCS_B_M1DQ2	L17	FPGA ETH TX EN
IO_L46n_1_FOE_B_M1DQ3	L18	FPGA ETH MDIO
IO_L47p_1_FWE_B_M1DQ0	M16	FPGA ETH MDC
IO_L47n_1_LDC_M1DQ1	M18	FPGA ETH COL
IO_L48p_1_HDC_M1DQ8	N17	FPGA ETH CRS
IO_L48n_1_M1DQ9	N18	FPGA ETH RX ER
IO_L49p_1_M1DQ10	P17	FPGA ETH RX DV
IO_L49n_1_M1DQ11	P18	FPGA ETH RX D3
IO_L50p_1_M1UDQSp	N15	FPGA ETH RX D2
IO_L50n_1_M1UDQSn	N16	FPGA ETH RX D1
IO_L51p_1_M1DQ12	T17	FPGA ETH RX D0
IO_L51n_1_M1DQ13	T18	FPGA ETH RESET#
IO_L52p_1_M1DQ14	U17	
IO_L52n_1_M1DQ15	U18	
IO_L53p_1	M14	
IO_L53n_1_VREF	N14	
IO_L61p_1	L14	
IO_L61n_1	M13	
IO_L74p_1_AWAKE	P15	
IO_L74n_1_DOUT_BUSY	P16	


XC6SLX9-2CSG324C

PMOD Headers must be placed in line with 400mil spacing pin 6 center to following pin 1 center.




X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

AVNET Avnet Engineering Services		
Title: Sheet 5 - FPGA Bank 1		
Size: B	Document Number: S6-LX9-SCH-C	Rev: C
Date: 8/2/2012	Sheet 5	of 10



X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

AVNET Avnet Engineering Services		
Title: Sheet 6 - FPGA Bank 2		
Size: B	Document Number: S6-LX9-SCH-C	Rev: C
Date: 8/2/2012	Sheet 6	of 10



XC6SLX9-2CSG324C


N4	N4 Reserved Internally for RZQ
N3	
P4	FPGA GPIO LED1
P3	
L6	FPGA GPIO LED2
M5	
U2	FPGA LPDDR DQ14
U1	FPGA LPDDR DQ15
T2	FPGA LPDDR DQ12
T1	FPGA LPDDR DQ13
P2	FPGA LPDDR UDQS
P1	P1 Reserved Internally
N2	FPGA LPDDR DQ10
N1	FPGA LPDDR DQ11
M3	FPGA LPDDR DQ8
M1	FPGA LPDDR DQ9
L2	FPGA LPDDR DQ0
L1	FPGA LPDDR DQ1
K2	FPGA LPDDR DQ2
K1	FPGA LPDDR DQ3
L4	FPGA LPDDR LDQS
L3	L3 Reserved Internally
J3	FPGA LPDDR DQ6
J1	FPGA LPDDR DQ7
H2	FPGA LPDDR DQ4
H1	FPGA LPDDR DQ5
K4	FPGA LPDDR UDM
K3	FPGA LPDDR LDM
L5	FPGA LPDDR RAS#
K5	FPGA LPDDR CAS#
H4	FPGA LPDDR A5
H3	FPGA LPDDR A6
L7	FPGA LPDDR A3
K6	
G3	FPGA LPDDR CK P
G1	FPGA LPDDR CK N
J7	FPGA LPDDR A0
J6	FPGA LPDDR A1
F2	FPGA LPDDR BA0
F1	FPGA LPDDR BA1
H6	FPGA LPDDR A7
H5	FPGA LPDDR A2
E3	FPGA LPDDR WE#
E1	
F4	FPGA LPDDR A10
F3	FPGA LPDDR A4
D2	FPGA LPDDR A8
D1	FPGA LPDDR A9
H7	FPGA LPDDR CKE
G6	FPGA LPDDR A12
E4	
D3	FPGA LPDDR A11
F6	
F5	FPGA GPIO LED3
C2	FPGA GPIO LED4
C1	

▲ VREF is not required or recommended for LPDDR. It is left disconnected.
RZQ defaults to N4 in MIG 3.6
LPDDR does not support calibrated input termination thus no resistor is required for RZQ, and ZIO is not required.
RZQ and ZIO are left "no connect" no traces should connect to these pins.

▲ When using the MCB with a Low Power DDR device such as the MT46H32M16LFBF-5, the LDQSn and UDQSn pins cannot be configured as user IOs.

▲ All DDR Signal routing should conform to the PCB Layout Considerations section in the Spartan-6 FPGA Memory Controller User Guide, UG388..

▲ For LPDDR, only DQ bitswapping within a data group (DQ0-7 or DQ8-15) is permitted.



FPGA LPDDR DQ0	FPGA_LPDDR_DQ0
FPGA LPDDR DQ1	FPGA_LPDDR_DQ1
FPGA LPDDR DQ2	FPGA_LPDDR_DQ2
FPGA LPDDR DQ3	FPGA_LPDDR_DQ3
FPGA LPDDR DQ4	FPGA_LPDDR_DQ4
FPGA LPDDR DQ5	FPGA_LPDDR_DQ5
FPGA LPDDR DQ6	FPGA_LPDDR_DQ6
FPGA LPDDR DQ7	FPGA_LPDDR_DQ7
FPGA LPDDR DQ8	FPGA_LPDDR_DQ8
FPGA LPDDR DQ9	FPGA_LPDDR_DQ9
FPGA LPDDR DQ10	FPGA_LPDDR_DQ10
FPGA LPDDR DQ11	FPGA_LPDDR_DQ11
FPGA LPDDR DQ12	FPGA_LPDDR_DQ12
FPGA LPDDR DQ13	FPGA_LPDDR_DQ13
FPGA LPDDR DQ14	FPGA_LPDDR_DQ14
FPGA LPDDR DQ15	FPGA_LPDDR_DQ15

LPDDR_Data_Bus

FPGA_LPDDR_DATA 9

FPGA LPDDR A0	FPGA_LPDDR_A0
FPGA LPDDR A1	FPGA_LPDDR_A1
FPGA LPDDR A2	FPGA_LPDDR_A2
FPGA LPDDR A3	FPGA_LPDDR_A3
FPGA LPDDR A4	FPGA_LPDDR_A4
FPGA LPDDR A5	FPGA_LPDDR_A5
FPGA LPDDR A6	FPGA_LPDDR_A6
FPGA LPDDR A7	FPGA_LPDDR_A7
FPGA LPDDR A8	FPGA_LPDDR_A8
FPGA LPDDR A9	FPGA_LPDDR_A9
FPGA LPDDR A10	FPGA_LPDDR_A10
FPGA LPDDR A11	FPGA_LPDDR_A11
FPGA LPDDR A12	FPGA_LPDDR_A12
FPGA LPDDR BA0	FPGA_LPDDR_BA0
FPGA LPDDR BA1	FPGA_LPDDR_BA1

LPDDR_Address_Bus



FPGA_LPDDR_ADDRESS 9

FPGA LPDDR CAS#	FPGA_LPDDR_CAS#
FPGA LPDDR RAS#	FPGA_LPDDR_RAS#
FPGA LPDDR WE#	FPGA_LPDDR_WE#
FPGA LPDDR CKE	FPGA_LPDDR_CKE
FPGA LPDDR CK P	FPGA_LPDDR_CK_P
FPGA LPDDR CK N	FPGA_LPDDR_CK_N
FPGA LPDDR UDQS	FPGA_LPDDR_UDQS
FPGA LPDDR LDQS	FPGA_LPDDR_LDQS
FPGA LPDDR UDM	FPGA_LPDDR_UDM
FPGA LPDDR LDM	FPGA_LPDDR_LDM



LPDDR_Control

FPGA_LPDDR_CONTROL 9



▲ X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



*X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.




All DDR Signal routing should conform to the PCB Layout Considerations section in the Spartan-6 FPGA Memory Controller User Guide, UG388..



Place clock termination resistor as close as possible to MT46H32M16LFBF-5 LPDDR device.

X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



Place power decoupling capacitors close to the DP83848J.

Place Resistors and capacitors close to DP83848J.

Route TD+/- and RD+/- as 100-120 ohm differential pairs.

Place two 4.7uF and one .22uF close to pin 19 of DP83848J. Place one .22uF close to pin 30 and place one .22uF close to pin 16.

Do Not place ground planes under device crystal or capacitor pins to reduce stray capacitance.

X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

Avnet Engineering Services		
Title: Sheet 10 - FPGA 10/100 Ethernet PHY		
Size: B	Document Number: S6-LX9-SCH-C	Rev: C
Date: 8/2/2012	Sheet 10	of 10