


Graphic Dot Matrix Chip In Glass VFD

MN25664M

- ❑ 256 x 64 Graphic Dot Matrix
- ❑ Chip in Glass Driver IC
- ❑ High Brightness Blue Green Display
- ❑ Synchronous Serial Interface
- ❑ Low Pinout Count
- ❑ Wide Operating Temperature

This VF glass includes 512 & 64 bit serial shift register, latched drivers which connect to the anode and grid electrodes. An external host is required to provide a multiplexing data stream to refresh the display. The signal inputs can be connected to the ports of a CMOS microprocessor. The a.c. filament supply (F1, F2) can be derived from a source of 50KHz or 60KHz. Consult our application notes for further information.



PIN OUT


Pin	Sig	Pin	Sig
1	F1	14	SOUT3
2	F1	15	SOUT2
3	F1	16	SOUT1
4	NP	17	CLK
5	NP	18	SIN1
6	VDD2	19	SIN2
7	VSS	20	SIN3
8	VSS	21	SIN4
9	VDD1	22	SOUT4
10	BLK	64	F2
11	LAT	65	F2
12	DTENA	66	F2
13	GCP		

Dimensions in mm. See full spec for tolerances

ELECTRICAL SPECIFICATION

Parameter	Sym	Min	Typ	Max	Unit	Condition
Logic Voltage	VDD1	3.0	3.3	3.6	V	VSS=0V
Logic Current	IDD1	-	4.0	8.0	mA	VDD1=5V
Filament Voltage	E f	4.7	5.2	5.7	Vac	VDD2=0V
Filament Current	I f	248	275	303	mAac	VDD2=0V
Display Voltage	VDD2	45.0	55.0	58.0	V	VSS=0V
Display Current	IDD2	-	25.0	40.0	mA	VDD2=55V
Filament Bias	Ek	5.5	6.0	6.5	V	VSS=0V
Logic High Input	VIH	VDD1x0.8	-	VDD1	V	VSS=0V
Logic Low Input	VIL	0	-	VDD1x0.2	V	VSS=0V
Logic High Input	IiH	-0.1	-	0.1	µA	VDD1=5V
Logic Low Input	IiL	-100	-40	-20	µA	VDD1=5V

INTERFACE EXAMPLE




ENVIRONMENTAL and OPTICAL SPECIFICATION

Parameter	Value
Display Area (XxY mm)	115.05 x 28.65
Dot Size/Pitch (XxY mm)	0.3 x 0.3/0.45 x 0.45
Luminance	700 cd/m ² Typ.
Colour of Illumination	Blue-Green (Filter for colours)
Operating Temperature	-40°C to +85°C
Storage Temperature	-50°C to +85°C
Operating Humidity (non condensing)	5 to 95% @ 25°C

- The power on rise time should be less than 50ms.
- The 22R resistor at the VDD2 input is required to prevent current surge during switching.
- If scanning of the display stops with VDD2 applied, the BLK input must be set high to prevent damage to the display.

MULTIPLEX TIMING




SHIFT REGISTER ASSIGNMENT

Electrode	Bit Numbers
Grid G64-G1	SIN 513-576
Row 1 'bahg'	SIN 1,3,5,7 DTENA high
Row 1 'cdef'	SIN 2,4,6,8 DTENA low
Row 2 'bahg'	SIN 9,11,13,15 DTENA high
Row 2 'cdef'	SIN 10,12,14,16 DTENA low
:	:
Row64 'bahg'	SIN 505,507,509,511 DTENA high
Row64 'cdef'	SIN 506,508,510,512 DTENA low

INTERFACE TIMING

Parameter	Time
CLK Cycle	200ns min
CLK High	80ns min
CLK Low	80ns min
SIN Setup	40ns min
SIN Hold	40ns min
LAT High	160ns min
CLK then LAT	3.41µs min
BLK Hold	3µs min

POWER SEQUENCE



CONTACT

Noritake Sales Office Tel Nos
 Nagoya Japan: +81 (0)52-561-9867
 Canada: +1-416-291-2946
 Chicago USA: +1-847-439-9020
 Munchen (D): +49 (0)89-3214-290
 Itron UK: +44 (0)1493 601144
 Rest Europe: +49 (0)61-0520-9220
 www.noritake-itron.com
 Subject to change without notice.
 Doc Ref: 12712 Iss:1 06Apr06