


Figure 8. TSSOP20 20-pin package pinout (top view)



1	BOOT0 I	B	Boot memory selection
2	PF0-OSC_IN (PF0) I/O	FT	I2C1_SDA ⁽⁵⁾ OSC_IN
3	PF1-OSC_OUT (PF1) I/O	FT	I2C1_SCL ⁽⁵⁾ OSC_OUT
4	NRST I/O	RST	Device reset input / internal reset output (active low)
5	VDDA S		Analog power supply
6	PA0 I/O	TTa	USART1_CTS ⁽²⁾ , USART2_CTS ⁽³⁾⁽⁵⁾ , USART4_TX ⁽⁵⁾ ADC_IN0, RTC_TAMP2, WKUP1
7	PA1 I/O	TTa	USART1_RTS ⁽²⁾ , USART2_RTS ⁽³⁾⁽⁵⁾ , EVENTOUT, USART4_RX ⁽⁵⁾ ADC_IN1
8	PA2 I/O	TTa	USART1_TX ⁽²⁾ , USART2_TX ⁽³⁾⁽⁵⁾ , TIM15_CH1 ⁽³⁾⁽⁵⁾ ADC_IN2
9	PA3 I/O	TTa	USART1_RX ⁽²⁾ , USART2_RX ⁽³⁾⁽⁵⁾ , TIM15_CH2 ⁽³⁾⁽⁵⁾ ADC_IN3
10	PA4 I/O	TTa	SPI1_NSS, USART1_CK ⁽²⁾ USART2_CK ⁽³⁾⁽⁵⁾ , TIM14_CH1, USART6_TX ⁽⁵⁾ ADC_IN4
11	PA5 I/O	TTa	SPI1_SCK, USART6_RX ⁽⁵⁾ ADC_IN5
12	PA6 I/O	TTa	SPI1_MISO, TIM3_CH1, TIM1_BKIN, TIM16_CH1, EVENTOUT USART3_CTS ⁽⁵⁾ ADC_IN6
13	PA7 I/O	TTa	SPI1_MOSI, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, EVENTOUT ADC_IN7
14	PB1 I/O	TTa	TIM3_CH4, TIM14_CH1, TIM1_CH3N, USART3_RTS ⁽⁵⁾ ADC_IN9
15	VSS S		Ground
16	VDD S		Digital power supply
17	PA9 I/O	FT	USART1_TX, TIM1_CH2, TIM15_BKIN ⁽³⁾⁽⁵⁾ I2C1_SCL ⁽²⁾⁽⁵⁾
18	PA10 I/O	FT	USART1_RX, TIM1_CH3, TIM17_BKIN I2C1_SDA ⁽²⁾⁽⁵⁾
19	PA13 (SWDIO)	I/O	FT ⁽⁷⁾ IR_OUT, SWDIO
20	PA14 (SWCLK)	I/O	FT ⁽⁷⁾ USART1_TX ⁽²⁾ , USART2_TX ⁽³⁾⁽⁵⁾ , SWCLK

Pin type

S Supply pin, I Input only pin, I/O Input / output pin

Functions selected through GPIOx_AFR registers

I/O structure

FT 5 V tolerant I/O, Ftf 5 V tolerant I/O, FM+ capable, TTa 3.3 V tolerant I/O directly connected to ADC, TC Standard 3.3 V I/O, B Dedicated BOOT0 pin, RST Bidirectional reset pin with embedded weak pull-up resistor

- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: - The speed should not exceed 2 MHz with a maximum load of 30 pF. - These GPIOs must not be used as current sources (e.g. to drive an LED).
- This feature is available on STM32F030x6 and STM32F030x4 devices only.
- This feature is available on STM32F030x8 devices only.
- For STM32F030x4/6/8 devices only.
- For STM32F030xC devices only.
- On LQFP32 package, PB2 and PB8 should be treated as unconnected pins (even when they are not available on the package, they are not forced to a defined level by hardware).
- After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on SWDIO pin and internal pull-down on SWCLK pin are activated.

