Figure 8. TSSOP20 20-pin package pinout (top view)



1 BOOTO I	В	Boot men	nory selection	
2 PFO-OSC_IN (PI	F0) I/O	FT I	2C1_SDA ⁽⁵⁾ OSC_IN	
3 PF1-OSC_OUT	(PF1) I/O	FT I	2C1_SCL ⁽⁵⁾ OSC_OUT	
4 NRST I/O	RST	Device rea	set input / internal reset output (active low)	
5 VDDA S		Analog po	ower supply	
6 PA0 I/O	TTa	USART1_	CTS ⁽²⁾ , USART2_CTS ⁽³⁾⁽⁵⁾ , USART4_TX ⁽⁵⁾ ADC_IN0, RTC_	TAMP2, WKUP1
7 PA1 I/O	TTa	USART1_	RTS ⁽²⁾ , USART2_RTS ⁽³⁾⁽⁵⁾ , EVENTOUT, USART4_RX ⁽⁵⁾ A <mark>L</mark>	DC_IN1
8 PA2 I/O	TTa	USART1_	TX ⁽²⁾ , USART2_TX ⁽³⁾⁽⁵⁾ , TIM15_CH1 ⁽³⁾⁽⁵⁾ ADC_IN2	
9 PA3 I/O	TTa	USART1_I	RX ⁽²⁾ , USART2_RX ⁽³⁾⁽⁵⁾ , TIM15_CH2 ⁽³⁾⁽⁵⁾ ADC_IN3	
10 PA4 I/O	TTa	SPI1_NSS	, USART1_CK ⁽²⁾ USART2_CK ⁽³⁾⁽⁵⁾ , TIM14_CH1, USART6	_TX ⁽⁵⁾ ADC_IN4
11 PA5 I/O	TTa	SPI1_SCK,	, USART6_RX ⁽⁵⁾ ADC_IN5	
12 PA6 I/O	TTa	SPI1_MIS	O, TIM3_CH1, TIM1_BKIN, TIM16_CH1, EVENTOUT L	JSART3_CTS ⁽⁵⁾ ADC_IN6
13 PA7 I/O	TTa	SPI1_MO	SI, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1	, EVENTOUT ADC_IN7
14 PB1 I/O	TTa	TIM3_CH	4, TIM14_CH1, TIM1_CH3N, USART3_RTS ⁽⁵⁾	ADC_IN9
15 VSS S		Ground		
16 VDD S		Digital po	wer supply	
17 PA9 I/O	FT	USART1_	TX, TIM1_CH2, TIM15_BKIN ⁽³⁾⁽⁵⁾ I2C1_SCL ⁽²⁾⁽⁵⁾	
18 PA10 I/O	FT	USART1_	RX, TIM1_CH3, TIM17_BKIN I2C1_SDA ⁽²⁾⁽⁵⁾	
19 PA13 (SWDIO)		I/O F	T ⁽⁷⁾ IR_OUT, SWDIO	
20 PA14 (SWCLK)	I/O F	⁽⁷⁾ USART1_TX ⁽²⁾ , USART2_TX ⁽³⁾⁽⁵⁾ , SWCLK	

Pin type

S Supply pin, I Input only pin, I/O Input / output pin

Functions selected through GPIOx_AFR registers

I/O structure

FT 5 V tolerant I/O, FTf 5 V tolerant I/O, FM+ capable, TTa 3.3 V tolerant I/O directly connected to ADC, TC Standard 3.3 V I/O, B Dedicated BOOTO pin, RST Bidirectional reset pin with embedded weak pull-up resistor

1. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: - The speed should not exceed 2 MHz with a maximum load of 30 pF. - These GPIOs must not be used as current sources (e.g. to drive an LED).

2. This feature is available on STM32F030x6 and STM32F030x4 devices only.

3. This feature is available on STM32F030x8 devices only.

4. For STM32F030x4/6/8 devices only.

5. For STM32F030xC devices only.

6. On LQFP32 package, PB2 and PB8 should be treated as unconnected pins (even when they are not available on the package, they are not forced to a defined level by hardware).

7. After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on SWDIO pin and internal pull-down on SWCLK pin are activated.

