14. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in **Section "14.1. Enhanced Baud Rate Generation" on page 130**). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Reading SBUF0 accesses the buffered Receive register; writing SBUF0 accesses the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).



Figure 14.1. UART0 Block Diagram



C8051F300/1/2/3/4/5

14.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 14.2), which is not user accessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.



Figure 14.2. UART0 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "15.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 143). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of five sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, or the external oscillator clock / 8. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 14.1.

$$UartBaudRate = \frac{T1_{CLK}}{(256 - T1H)} \times \frac{1}{2}$$

Equation 14.1. UART0 Baud Rate

Where $T1_{CLK}$ is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "15.2. Timer 2" on page 149. A quick reference for typical baud rates and system clock frequencies is given in Tables 14.1 through 14.6. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1 (see Section "15.1. Timer 0 and Timer 1" on page 141 for more details).



14.2. Operational Modes

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown below.



Figure 14.3. UART Interconnect Diagram

14.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX pin and received at the RX pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.



Figure 14.4. 8-Bit UART Timing Diagram



C8051F300/1/2/3/4/5

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
S0MOD	= _	MCE0	REN0	TB80	RB80	TI0	RI0	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
	(bit addressable) 0x98								
Bit7:	SOMODE: S	Serial Port 0	Operation	Mode.					
	This bit selects the UART0 Operation Mode.								
	0: Mode 0: 8-bit UART with Variable Baud Rate								
	1: Mode 1: 9-bit UART with Variable Baud Rate								
Bit6:	 it6: UNUSED. Read = 1b. Write = don't care. it5: MCE0: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port 0 Operation Mode. Mode 0: Checks for valid stop bit. 0: Logic level of stop bit is ignored. 1: RI0 will only be activated if stop bit is logic level 1. Mode 1: Multiprocessor Communications Enable. 0: Logic level of ninth bit is ignored. 								
Bit5:									
D:14.		1: RIU is set and an interrupt is generated only when the ninth bit is logic 1.							
DIL4.	REINU. RECEIVE ENABLE.								
This bit enables/disables the UART receiver.									
	1: LIARTO reception enabled								
Bit3.	TB80: Ninth Transmission Bit								
The logic level of this hit will be assigned to the ninth transmission hit in 9							it in 9-hit l	IART Mode It	
	is not used in 8-bit UART Mode Set or cleared by software as required								
Bit2:	RB80: Ninth Receive Bit.								
	RB80 is assigned the value of the STOP bit in Mode 0: it is assigned the value of the 9th								
	data bit in Mode 1.								
Bit1:	TI0: Transm	it Interrupt	Flag.						
	Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in 8-								
	bit UART Mode, or at the beginning of the STOP bit in 9-bit UART Mode). When the UART0								
	interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service								
	routine. This	s bit must b	e cleared m	nanually by	software				
Bit0:	RI0: Receive	e Interrupt I	Flag.						
	Set to '1' by hardware when a byte of data has been received by UART0 (set at the STOP bit								
	sampling time). When the UART0 interrupt is enabled, setting this bit to '1' causes the CPU								
	to vector to the UARIU interrupt service routine. This bit must be cleared manually by soft-								
	ware.								

SFR Definition 14.1. SCON0: Serial Port 0 Control

