# HDSP-210x Series <br> Eight Character 5 mm and 7 mm Smart Alphanumeric Displays 

## Data Sheet

HDSP-210x Series, HDSP-211x Series, HDSP-250x Series

## Description

The HDSP-210x/-211x/-250x series of products is ideal for applications where displaying eight or more characters of dot matrix information in an aesthetically pleasing manner is required. These devices are 8-digit, $5 \times 7$ dot matrix, alphanumeric displays and are all packaged in a standard 15.24 mm ( 0.6 inch) 28 pin DIP. The on-board CMOS IC has the ability to decode 128 ASCII characters which are permanently stored in ROM. In addition, 16 programmable symbols may be stored in on- board ROM, allowing considerable flexibility for displaying additional symbols and icons. Seven brightness levels provide versatility in adjusting the display intensity and power consumption. The HDSP-210x/-211x/-250x products are designed for standard microprocessor interface techniques. The display and special features are accessed through a bidirectional 8-bit data bus.

## Features

- X stackable (HDSP-21xx)
- XY stackable (HDSP-250x)
- 128 sharacter ASCII decoder
- Programmable functions
- 16 user definable characters
- Multi-level dimming and blanking
- TTL compatible CMOS IC
- Wave solderable


## Applications

- Computer peripherals
- Industrial instrumentation
- Medical equipment
- Portable data entry devices
- Cellular phones
- Telecommunications equipment
- Test equipment

Device Selection Guide

| Font Height | AlGaAs <br> Red | High Efficiency <br> Red | Orange | Yellow | Green |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0.2 inches | HDSP-2107 | HDSP-2112 | HDSP-2110 | HDSP-2111 | HDSP-2113 |
| 0.27 inches | HDSP-2504 | HDSP-2502 | HDSP-2500 | HDSP-2501 | HDSP-2503 |

## Package Dimensions

PIN FUNCTION ASSIGNMENT TABLE


| PIN \# | FUNCTION | PIN \# | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | $\overline{\text { RST }}$ | 15 | GND (SUPPLY) |
| 2 | $\overline{\mathrm{FL}}$ | 16 | GND (LOGIC) |
| 3 | $\mathrm{~A}_{0}$ | 17 | $\overline{\mathrm{CE}}$ |
| 4 | $\mathrm{~A}_{1}$ | 18 | $\overline{\mathrm{RD}}$ |
| 5 | $\mathrm{~A}_{2}$ | 19 | $\mathrm{D}_{0}$ |
| 6 | $\mathrm{~A}_{3}$ | 20 | $\mathrm{D}_{1}$ |
| 7 | DO NOT CONNECT | 21 | NO PIN |
| 8 | DO NOT CONNECT | 22 | N0 PIN |
| 9 | DO NOT CONNECT | 23 | $\mathrm{D}_{2}$ |
| 10 | $\mathrm{~A}_{4}$ | 24 | $\mathrm{D}_{3}$ |
| 11 | CLS | 25 | $\mathrm{D}_{4}$ |
| 12 | CLK | 26 | $\mathrm{D}_{5}$ |
| 13 | $\overline{\text { WR }}$ | 27 | $\mathrm{D}_{6}$ |
| 14 | $\mathrm{~V}_{\mathrm{DD}}$ | 28 | $\mathrm{D}_{7}$ |



## NOTES:

1. DIMENSIONS ARE IN mm (INCHES).
2. UNLESS OTHERWISE SPECIFIED, TOLERANCE ON ALL DIMENSIONS IS $\pm 0.25 \mathrm{~mm}$ ( 0.010 INCH).
3. FOR YELLOW AND GREEN DEVICES ONLY.

## Absolute Maximum Ratings

| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ to Ground ${ }^{[1]}$ | -0.3 to 7.0 V |
| :--- | :--- |
| Operating Voltage, $\mathrm{V}_{\mathrm{DD}}$ to Ground ${ }^{[2]}$ | 5.5 V |
| Input Voltage, Any Pin to Ground | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Free Air Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}{ }^{[3]}$ | $-45^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range, $\mathrm{T}_{\mathrm{S}}$ | $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Relative Humidity (non-condensing) | $85 \%$ |
| Soldering Temperature |  |
| [1.59 mm (0.063 in.) Below Body] | $260^{\circ} \mathrm{C}$ for 5 secs |
| Solder Dipping <br> Wave Soldering | $250^{\circ} \mathrm{C}$ for 3 secs |
| ESD Protection @ $1.5 \mathrm{k} \Omega, 100 \mathrm{pF}$ | $\mathrm{V}_{\mathrm{Z}}=4 \mathrm{kV}$ (each pin) |

## Notes:

1. Maximum Voltage is with no LEDs illuminated.
2. 20 dots ON in all locations at full brightness.
3. Maximum supply voltage is 5.25 V for operation above $70^{\circ} \mathrm{C}$.

## Package Dimensions



PIN 1 IDENTIFIER


## notes:

1. DIMENSIONS ARE IN mm (INCHES),
2. UNLESS OTHERWISE SPECIFIED, TOLERANCE ON ALL DIMENSIONS IS $\pm 0.25 \mathrm{~mm}$ ( 0.010 INCH).
3. FOR YELLOW AND GREEN DEVICES ONLY.


Recommended Operating Conditions

| Parameter | Symbol | Minimum | Nominal | Maximum | Units |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $V_{\mathrm{DD}}$ | 4.5 | 5.0 | 5.5 | V |

## Electrical Characteristics Over Operating Temperature Range $\left(-45^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

$4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<5.5 \mathrm{~V}$, unless otherwise specified

| Parameter | Symbol | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \end{aligned}$ |  | $\begin{aligned} & -45^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \\ & 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<5.5 \mathrm{~V} \end{aligned}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Max. | Min. | Max. |  |  |
| Input Leakage (Input without pullup) | $\begin{aligned} & \hline \mathrm{I}_{\mathrm{H}} \\ & \mathrm{I}_{\mathrm{IL}} \end{aligned}$ |  |  |  | $\begin{gathered} \hline 1.0 \\ -1.0 \end{gathered}$ | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}}=0 \text { to } \mathrm{V}_{\mathrm{DD}} \\ & \text { pins } \mathrm{CLK}, \mathrm{D}_{0}-\mathrm{D} \\ & \mathrm{~A}_{0^{-}} \mathrm{A}_{4} \\ & \hline \end{aligned}$ |
| Input Current (Input with pullup) | IIPL | -11 | -18 |  | -30 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \text { to } \mathrm{V}_{\mathrm{DD}}, \\ & \text { pins } \\ & \overline{\mathrm{CR}}, \overline{\mathrm{RD}}, \overline{\mathrm{RD}}, \overline{\mathrm{CE}}, \overline{\mathrm{FL}} \end{aligned}$ |
| IdD Blank | IDD (BLK) | 0.5 | 3.0 |  | 4.0 | mA | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |
| IDD 8 digits <br> 12 dots/character ${ }^{[1,2]}$ | $\mathrm{I}_{\mathrm{DD}}(\mathrm{V})$ | 200 | 255 |  | 330 | mA | " $V$ " on in all 8 locations |
| IDD 8 digits <br> 20 dots/character ${ }^{[1,2,3,4]}$ | IDD(\#) | 300 | 370 |  | 430 | mA | "\#" on in al locations |
| Input Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & +0.3 \end{aligned}$ | V |  |
| Input Voltage Low | VIL |  |  | $\begin{aligned} & \text { GND } \\ & -0.3 \mathrm{~V} \end{aligned}$ | 0.8 | V |  |
| Output Voltage High | $\mathrm{V}_{\mathrm{OH}}$ |  |  | 2.4 |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A} \end{aligned}$ |
| Output Voltage Low $D_{0}-D_{7}$ | VoL |  |  |  | 0.4 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \end{aligned}$ |
| Output Voltage Low CLK | $\mathrm{V}_{\text {OL }}$ |  |  |  | 0.4 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \\ & \mathrm{loL}=40 \mu \mathrm{~A} \end{aligned}$ |
| High Level Output Current | lOH |  |  |  | -60 | mA | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| Low Level Output Current | loL |  |  |  | 50 | mA | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| Thermal Resistance IC Junction-to-Case | R J-C $^{\text {c }}$ | 15 |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

## Notes:

1. Average $I_{D D}$ measured at full brightness. See Table 2 in Control Word Section for $I_{D D}$ at lower brightness levels. Peak $I_{D D}=28 / 15 \times I_{D D}(\#)$.
2. Maximum IDD occurs at $-55^{\circ} \mathrm{C}$.
3. Maximum $\mathrm{I}_{\mathrm{DD}}(\#)=355 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{DD}}=5.25 \mathrm{~V}$ and $\mathrm{IC} \mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$.
4. Maximum $\mathrm{I}_{\mathrm{DD}}(\#)=375 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ and $\mathrm{IC} \mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$.

## Optical Characteristics at $25^{\circ}{ }^{[1]}$

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ at Full Brightness

| Description | Part <br> Number | Luminous Intensity Character Average (\#) Iv (mcd) Min. | Typ. | Peak <br> Wavelength <br> $\lambda_{\text {Peak }}$ <br> (nm) | Dominant <br> Wavelength <br> $\lambda_{d}$ <br> (nm) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AIGaAs | HDSP-2107 | 7.68 | 15.0 | 645 | 637 |
|  | -2504 |  |  |  |  |
| HER | HDSP-2112 | 2.5 | 7.5 | 635 | 626 |
|  | -2502 |  |  |  |  |
| Orange | HDSP-2110 | 2.5 | 7.5 | 600 | 602 |
|  | -2500 |  |  |  |  |
| Yellow | HDSP-2111 | 2.5 | 7.5 | 583 | 585 |
|  | -2501 |  |  |  |  |
| High Performance | HDSP-2113 | 2.5 | 7.5 | 568 | 574 |
| Green | -2503 |  |  |  |  |

Note:

1. Refers to the initial case temperature of the device immediately prior to measurement.

## AC Timing Characteristics Over Temperature Range $\left(-45^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

$4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<5.5 \mathrm{~V}$, unless otherwise specified

| Reference <br> Number | Symbol | Description | Min. ${ }^{[1]}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{t}_{\text {ACC }}$ | Display Access Time |  |  |
|  |  | Write | 210 |  |
|  |  | Read | 230 | ns |
| 2 | $\mathrm{t}_{\text {ACS }}$ | Address Setup Time to Chip Enable | 10 | ns |
| 3 | tce | Chip Enable Active Time ${ }^{[2,3]}$ |  |  |
|  |  | Write | 140 |  |
|  |  | Read | 160 | ns |
| 4 | taCH | Address Hold Time to Chip Enable | 20 | ns |
| 5 | $\mathrm{t}_{\text {CER }}$ | Chip Enable Recovery Time | 60 | ns |
| 6 | tces | Chip Enable Active Prior to Rising Edge of $[2,3]$ |  |  |
|  |  | Write | 140 |  |
|  |  | Read | 160 | ns |
| 7 | $\mathrm{t}_{\text {CEH }}$ | Chip Enable Hold Time to Rising Edge of Read/Write Signal $[2,3]$ | 0 | ns |
| 8 | tw | Write Active Time | 100 | ns |
| 9 | twsu | Data Write Setup Time | 50 | ns |
| 10 | $\mathrm{t}_{\mathrm{WH}}$ | Data Write Hold Time | 20 | ns |
| 11 | $\mathrm{t}_{\mathrm{R}}$ | Chip Enable Active Prior to Valid Data | 160 | ns |
| 12 | $\mathrm{t}_{\mathrm{RD}}$ | Read Active Prior to Valid Data | 75 | ns |
| 13 | $\mathrm{t}_{\text {DF }}$ | Read Data Float Delay | 10 | ns |
|  | $\mathrm{t}_{\mathrm{RC}}$ | Reset Active Time ${ }^{[4]}$ | 300 | ns |

## Notes:

1. Worst case values occur at an IC junction temperature of $150^{\circ} \mathrm{C}$.
2. For designers who do not need to read from the display, the Read line can be tied to $\mathrm{V}_{\mathrm{DD}}$ and the Write and Chip Enable lines can be tied together.
3. Changing the logic levels of the Address lines when $\overline{C E}=$ " 0 " may cause erroneous data to be entered into the Character RAM, regardless of the logic levels of the WR and RD lines.
4. The display must not be accessed until after 3 clock pulses ( $110 \mu \mathrm{~s}$ min. using the internal refresh clock) after the rising edge of the reset line.

AC Timing Characteristics Over Temperature Range ( $-45^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
$4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<5.5 \mathrm{~V}$, unless otherwise specified

| Symbol | Description | $\mathbf{2 5}^{\circ} \mathbf{C}$ Typ. | Min. ${ }^{[1]}$ | Units |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{FoSC}^{[1]}$ | Oscillator Frequency | 57 | 28 | kHz |
| $\mathrm{F}_{\mathrm{RF}}{ }^{[2]}$ | Display Refresh Rate | 256 | 128 | Hz |
| $\mathrm{~F}_{\mathrm{FL}}{ }^{[3]}$ | Character Flash Rate | 2 | 1 | Hz |
| $\mathrm{tsT}^{[4]}$ | Self Test Cycle Time | 4.6 | 9.2 | sec |

Notes:

1. Worst case values occur at an IC junction temperature of $150^{\circ} \mathrm{C}$.
2. $\mathrm{F}_{\mathrm{RF}}=\mathrm{FOSC}_{\mathrm{O}} / 224$.
3. $\mathrm{F}_{\mathrm{FL}}=\mathrm{F}_{\mathrm{OSC}} / 28,672$.
4. $\mathrm{t}_{\mathrm{ST}}=262,144 /$ FOSC $^{-}$

## Write Cycle Timing Diagram



INPUT PULSE LEVELS: 0.6 V to 2.4 V

## Read Cycle Timing Diagram



INPUT PULSE LEVELS: 0.6 V to 2.4 V
OUTPUT REFERENCE LEVELS: 0.6 V to 2.2 V
OUTPUT LOADING $=1$ TTL LOAD AND 100 pF

Relative Luminous Intensity vs. Temperature


## Electrical Description

## Pin Function

RESET ( $\overline{\mathrm{RST}}$, pin 1)
FLASH ( $\overline{F L}, \operatorname{pin} 2)$

ADDRESS INPUTS
( $\mathrm{A}_{0}-\mathrm{A}_{4}$, pins 3-6, 10)

CLOCK SELECT
(CLS, pin 11)
CLOCK INPUT/OUTPUT
(CLK, pin 12)
WRITE ( $\overline{\mathrm{WR}}, \operatorname{pin} 13$ )
CHIP ENABLE ( $\overline{\mathrm{CE}}$, pin 17)

READ ( $\overline{\mathrm{RD}}, \operatorname{pin} 18$ )
DATA Bus ( $\mathrm{D}_{0}-\mathrm{D}_{7}$,
pins 19, 20, 23-28)
GND (SUPPLY) (pin 15)
GND (LOGIC) (pin 16)
$V_{D D}(P O W E R)($ pin 14)

## Description

Initializes the display.
$\overline{F L}$ low indicates an access to the Flash RAM and is unaffected by the state of address lines $\mathrm{A}_{3}-\mathrm{A}_{4}$.

Each location in memory has a distinct address. Address inputs $\left(\mathrm{A}_{0}-\mathrm{A}_{2}\right)$ select a specific location in the Character RAM, the Flash RAM or a particular row in the UDC (User-Defined Character) RAM. $A_{3}-A_{4}$ are used to select which section of memory is accessed. Table 1 shows the logic levels needed to access each section of memory.

Table 1. Logic Levels to Access Memory

| Section of Memory | FL | $\mathbf{A}_{\mathbf{4}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{A}_{\mathbf{2}} \mathbf{A}_{\mathbf{1}} \mathbf{A}_{\mathbf{0}}$ |
| :--- | :---: | :--- | :--- | :--- |
| Flash RAM | 0 | X | X | Char. Address |
| UDC Address Register | 1 | 0 | 0 | Don't Care |
| UDC RAM | 1 | 0 | 1 | Row Address |
| Control Word Register | 1 | 1 | 0 | Don't Care |
| Character RAM | 1 | 1 | 1 | Character Address |

Used to select either an internal $(C L S=1)$ or external $(C L S=0)$ clock source.

Outputs the master clock $(C L S=1)$ or inputs a clock $(C L S=0)$ for slave displays.

Data is written into the display when the $\overline{\mathrm{WR}}$ input is low and the $\overline{\mathrm{CE}}$ input is low.
Must be at a logic low to read or write data to the display and must go high between each read and write cycle.

Data is read from the display when the $\overline{\mathrm{RD}}$ input is low and the $\overline{\mathrm{CE}}$ input is low.
Used to read from or write to the display.

Analog ground for the LED drivers.
Digital ground for internal logic.
Positive power supply input.

## Display Internal Block Diagram

Figure 1 shows the internal block diagram of the HDSP-210X/-211X/-250X displays. The CMOS IC consists of an 8 byte Character RAM, an 8 bit Flash RAM, a 128 character ASCII decoder, a 16 character UDC RAM, a UDC Address

Register, a Control Word Register, and refresh circuitry necessary to synchronize the decoding and driving of eight $5 \times 7$ dot matrix characters. The major user-accessible portions of the display are listed below:

| Character RAM | This RAM stores either ASCII character data or a UDC RAM address. |
| :--- | :--- |
| Flash RAM | This is a $1 \times 8$ RAM which stores Flash data. |
| User-Defined Character RAM This RAM stores the dot pattern for custom characters. <br> (UDC RAM)  <br> User-Defined Character This register is used to provide the address to the UDC RAM when the user is <br> Address Register <br> (UDC Address Register) <br> Control Word Register This register allows the user to adjust the display brightness, flash individual <br> characters, blink, self test, or clear the display. |  |

## Character RAM

Figure 2 shows the logic levels needed to access the HDSP-210X/-211X/-250X Character RAM. During a normal access, the $\overline{\mathrm{CE}}=$ " 0 " and either $\overline{\mathrm{RD}}=$ " 0 " or $\overline{\mathrm{WR}}=$ "0." However, erroneous data may be written into the Character RAM if the address lines are unstable when CE $=$ " 0 " regardless of the logic levels of the $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ lines. Address lines $\mathrm{A}_{0}-\mathrm{A}_{2}$ are used to select the location in the Character RAM. Two types of data can be stored in each Character RAM location: an ASCII code or a UDC RAM address. Data bit $D_{7}$ is used to differentiate between the ASCII character and a UDC RAM address. $\mathrm{D}_{7}=0$ enables the ASCII decoder and $D_{7}=1$ enables the UDC RAM. $D_{0}-$ $D_{6}$ are used to input ASCII data and $D_{0}-D_{3}$ are used to input a UDC address.


CHARACTER RAM ADDRESS


CHARACTER RAM DATA FORMAT


Figure 2. Logic levels to access the character RAM.

## UDC RAM and UDC Address Register

Figure 3 shows the logic levels needed to access the UDC RAM and the UDC Address Register. The UDC Address Register is eight bits wide. The lower four bits $\left(\mathrm{D}_{0}-\mathrm{D}_{3}\right)$ are used to select one of the 16 UDC locations. The upper four bits $\left(D_{4}-D_{7}\right)$ are not used. Once the UDC address has been stored in the UDC Address Register, the UDC RAM can be accessed.

To completely specify a $5 \times 7$ character, eight write cycles are required. One cycle is used to store the UDC RAM address in the UDC Address Register and seven cycles are used to store dot data in the UDC RAM. Data is entered by rows and one cycle is needed to access each row. Figure 4 shows the organization of a UDC character assuming the symbol to be stored is an " F . $\mathrm{A}_{0}-\mathrm{A}_{2}$ are used to select the row to be accessed and $D_{0}-D_{4}$ are used to transmit the row dot data. The upper three bits $\left(D_{5}-D_{7}\right)$ are ignored. $\mathrm{D}_{0}$ (least significant bit) corresponds to the right most column of the $5 \times 7$ matrix and $D_{4}$ (most significant bit) corresponds to the left most column of the $5 \times 7$ matrix.

## Flash RAM

Figure 5 shows the logic levels needed to access the Flash RAM. The Flash RAM has one bit associated with each location of the Character RAM. The Flash input is used to select the Flash RAM while address lines $A_{3}-A_{4}$ are ignored. Address lines $A_{0}-A_{2}$ are used to select the location in the Flash RAM to store the attribute. $D_{0}$ is used to store or remove the flash attribute. $D_{0}=" 1$ " stores the attribute and $D_{0}=" 0$ " removes the attribute.

When the attribute is enabled through bit 3 of the Control Word and a " 1 " is stored in the Flash RAM, the corresponding character will flash at approximately 2 Hz . The actual rate is dependent on the clock frequency. For an external clock the flash rate can be calculated by dividing the clock frequency by 28,672 .


UNDEFINED WRITE TO DISPLAY READ FROM DISPLAY UNDEFINED
CONTROL SIGNALS


UDC ADDRESS REGISTER ADDRESS


UDC ADDRESS REGISTER DATA FORMAT


CONTROL SIGNALS


UDC RAM ADDRESS

$0=$ LOGIC 0; $1=$ LOGIC $1 ; X=$ DO NOT CARE

Figure 3. Logic levels to access a UDC character.


Figure 4. Data to load "" $F$ " into the UDC RAM.

## Control Word Register

Figure 6 shows how to access the Control Word Register. This 8-bit register performs five functions: Brightness control, Flash RAM control, Blinking, Self Test, and Clear. Each function is independent of the others; however, all bits are updated during each Control Word write cycle.

## Brightness (Bits 0-2)

Bits 0-2 of the Control Word adjust the brightness of the display. Bits 0-2 are interpreted as a three bit binary code with code (000) corresponding to maximum brightness and code (111) corresponding to a blanked display. In addition to varying the display brightness, bits 0-2 also vary the average value of $I_{D D}$. $I_{D D}$ can be calculated at any brightness level by multiplying the percent brightness level by the value of $I_{D D}$ at the $100 \%$ brightness level. These values of $I_{D D}$ are shown in Table 2.

## Flash Function (Bit 3)

Bit 3 determines whether the flashing character attribute is on or off. When bit 3 is a" 1 ," the output of the Flash RAM is checked. If the content of a location in the Flash RAM is a"1," the associated digit will flash at approximately 2 Hz . For an external clock, the blink rate can be calculated by driving the clock frequency by 28,672 . If the flash enable bit of the Control Word is a " 0 ," the content of the Flash RAM is ignored. To use this function with multiple display systems, see the Display Reset section.

## Blink Function (Bit 4)

Bit 4 of the Control Word is used to synchronize blinking of all eight digits of the display. When this bit is a " 1 " all eight digits of the display will blink at approximately 2 Hz . The actual rate is dependent on the clock frequency. For an external clock, the blink rate can be calculated by dividing the clock frequency by 28,672 . This function will override the Flash function when it is active. To use this function with multiple display systems, see the Display Reset section.

control signals


FLASH RAM ADDRESS

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| x | x | x | x | x | x | x | 0 |
|  |  |  |  |  |  |  |  |

REMOVE FLASH AT SPECIFIED DIGIT LOCATION STORE FLASH AT
SPECIFIED DIGIT Location
$0=\operatorname{LOGIC} 0 ; 1=\operatorname{LOGIC} 1 ; X=$ DO NOT CARE

Figure 5. Logic levels to access the flash RAM.


CONTROL SIGNALS


CONTROL WORD ADDRESS


O NORMAL OPERATION
1 CLEAR FLASH AND CHARACTER RAMS
CONTROL WORD DATA FORMAT
$0=$ LOGIC 0; $1=$ LOGIC 1; $X=$ DO NOT CARE
Figure 6. Logic levels to access the control word register

Table 2. Current Requirements at Different Brightness Levels $V_{D D}=5.0 \mathrm{~V}$

| Symbol | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ | \% <br> Brightness | Current at $\mathbf{2 5}^{\circ} \mathbf{C}$ <br> Typ. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{IDD}(\mathrm{V})$ | 0 | 0 | 0 | 100 | 200 | mA |
|  | 0 | 0 | 1 | 80 | 160 | mA |
|  | 0 | 1 | 0 | 53 | 106 | mA |
| 0 | 1 | 1 | 40 | 80 | mA |  |
| 1 | 0 | 0 | 27 | 54 | mA |  |
| 1 | 0 | 1 | 20 | 40 | mA |  |
| 1 | 1 | 0 | 13 | 26 | mA |  |

## Self Test Function (Bits 5, 6)

Bit 6 of the Control Word Register is used to initiate the self test function. Results of the internal self test are stored in bit 5 of the Control Word. Bit 5 is a read only bit where bit $5=$ " 1 " indicates a passed self test and bit $5=$ " 0 " indicates a failed self test.

Setting bit 6 to a logic 1 will start the self test function. The built-in self test function of the IC consists of two internal routines which exercise major portions of the IC and illuminate all of the LEDs. The first routine cycles the ASCII decoder ROM through all states and performs a checksum on the output. If the checksum agrees with the correct value, bit 5 is set to "1." The second routine provides a visual test of the LEDs using the drive circuitry. This is accomplished by writing checkered and inverse checkered patterns to the display. Each pattern is displayed for approximately 2 seconds.

During the self test function the display must not be accessed. The time needed to execute the self test function is calculated by multiplying the clock period by 262,144 . For example, assume a clock frequency of 58 KHz , then the time to execute the self test function frequency is equal to $(262,144 / 58,000)=4.5$ second duration.

At the end of the self test function, the Character RAM is loaded with blanks, the Control Word Register is set to zeros except for bit 5, the Flash RAM is cleared, and the UDC Address Register is set to all ones.

## Clear Function (Bit 7)

Bit 7 of the Control Word will clear the Character RAM and the Flash RAM. Setting bit 7 to a " 1 " will start the clear function. Three clock cycles ( 110 ms minimum using the internal refresh clock) are required to complete the clear function. The display must not be accessed while the display is being cleared. When the clear function has been completed, bit 7 will be reset to a " 0 ." The ASCII character code for a space (20H) will be loaded into the Character RAM to blank the display and the Flash RAM will be loaded with "0"s. The UDC RAM, UDC Address Register, and the remainder of the Control Word are unaffected.

| $\overline{\mathrm{RST}}$ | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{FL}}$ | $\mathrm{A}_{4}-\mathrm{A}_{0} \mathrm{D}_{7}-\mathrm{D}_{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| y | 1 | x | x | x | x | x |

$0=$ LOGIC 0; $1=$ LOGIC 1; $X=$ DO NOT CARE
NOTE:
IF RST, CE, AND WR ARE LOW, UNKNOWN
DATA MAY BE WRITTEN INTO THE DISPLAY

Figure 7. Logic levels to reset the display.

## Display Reset

Figure 7 shows the logic levels needed to Reset the display. The display should be Reset on Power-up. The external Reset clears the Character RAM, Flash RAM, Control Word and resets the internal counters. After the rising edge of the Reset signal, three clock cycles ( $110 \mu \mathrm{~s}$ minimum using the internal refresh clock) are required to complete the reset sequence. The display must not be accessed while the display is being reset. The ASCII Character code for a space (20H) will be loaded into the Character RAM to blank the display. The Flash RAM and Control Word Register are loaded with all " 0 "s. The UDC RAM and UDC Address Register are unaffected. All displays which operate with the same clock source must be simultaneously reset to synchronize the Flashing and Blinking functions.

## Mechanical and Electrical Considerations

The HDSP-210X/-211X/-250X are 28 pin dual-in-line packages with 26 external pins. The devices can be stacked horizontally and vertically to create arrays of any size. The HDSP-210X/-211X/-250X are designed to operate continuously from $-45^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ with a maximum of 20 dots on per character at 5.25 V . Illuminating all thirty-five dots at full brightness is not recommended.

The HDSP-210X/-211X/-250X are assembled by die attaching and wire bonding 280 LED chips and a CMOS IC to a thermally conductive printed circuit board. A polycarbonate lens is placed over the PC board creating an air gap over the LED wire bonds. A protective cap creates an air gap over the CMOS IC. Backfill epoxy environmentally seals the display package. This package construction makes the display highly tolerant to temperature cycling and allows wave soldering.

The inputs to the IC are protected against static discharge and input current latchup. However, for best results standard CMOS handling precautions should be used. Prior to use, the HDSP-210X/-211X/-250X should be stored in antistatic tubes or in conductive material. During assembly, a grounded conductive work area should be used, and assembly personnel should wear conductive wrist straps. Lab coats made of synthetic material should be avoided since they are prone to static buildup. Input current latchup is caused when the CMOS inputs are subjected to either a voltage below ground $\left(\mathrm{V}_{\mathrm{IN}}<\right.$ ground) or to a voltage higher than $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{IN}}>\right.$ $V_{D D}$ ) and when a high current is forced into the input. To prevent input current latchup and ESD damage, unused inputs should be connected either to ground or to $V_{D D}$. Voltages should not be applied to the inputs until $V_{D D}$ has been applied to the display.

## Thermal Considerations

The HDSP-210X/-211X/-212X/250X have been designed to provide a low thermal resistance path for the CMOS IC to the 26 package pins. Heat is typically conducted through the traces of the printed circuit board to free air. For most applications no additional heatsinking is required.

Measurements were made on a 32 character display string to determine the thermal resistance of the display assembly. Several display boards were constructed using 0.062 in. thick printed circuit material, and one ounce copper 0.020 in . traces. Some of the device pins were connected to a heatsink formed by etching a copper area on the printed circuit board surrounding the display. A maximally metallized printed circuit board was also evaluated. The junction temperature was measured for displays soldered directly to these PC boards, displays installed in sockets, and finally displays installed in sockets with a filter over the display to restrict airflow. The results of these thermal resistance measurements, Rqu-A are shown in Table 3 and include the effects of Rqı-c.

## Ground Connections

Two ground pins are provided to keep the internal IC logic ground clean. The designer can, when necessary, route the analog ground for the LED drivers separately from the logic ground until an appropriate ground plane is available. On long interconnections between the display and the host system, the designer can keep voltage drops on the analog ground from affecting the display logic levels by isolating the two grounds.

The logic ground should be connected to the same ground potential as the logic interface circuitry. The analog ground and the logic ground should be connected at a common ground which can withstand the current introduced by the switching LED drivers. When separate ground connections are used, the analog ground can vary from -0.3 V to +0.3 V with respect to the logic ground. Voltage below -0.3 V can cause all dots to be on. Voltage above +0.3 V can cause dimming and dot mismatch.

## Soldering and Post Solder Cleaning Instructions for the HDSP-210X/-211X/-250X

The HDSP-210X/-211X/-250X may be hand soldered or wave soldered with SN63 solder. When hand soldering, it is recommended that an electronically temperature controlled and securely grounded soldering iron be used. For best results, the iron tip temperature should be set at $315^{\circ} \mathrm{C}\left(600^{\circ} \mathrm{F}\right)$. For wave soldering, a rosin-based RMA flux can be used. The solder wave temperature should be set at $245^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\left(473^{\circ} \mathrm{F} \pm 9^{\circ} \mathrm{F}\right)$, and the dwell in the wave should be set between $1^{1} / 2$ to 3 seconds for optimum soldering. The preheat temperature should not exceed $105^{\circ} \mathrm{C}\left(221^{\circ} \mathrm{F}\right)$ as measured on the solder side of the PC board.

For additional information on soldering and post solder cleaning, see Application Note 1027, Soldering LED Components.

## Contrast Enhancement

The objective of contrast enhancement is to provide good readability in a variety of ambient lighting conditions. For information on contrast enhancement see Application Note 1015, Contrast Enhancement Techniques for LED Displays.

Table 3. Thermal Resistance, $\theta_{\mathrm{JA}}$, Using Various Amounts
of Heatsinking Material

| Heatsinking <br> Metal <br> per Device <br> sq. in. | W/Sockets <br> W/O Filter <br> (Avg.) | W/O Sockets <br> W/O Filter <br> (Avg.) | W/Sockets <br> W/Filter <br> (Avg.) |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 31 | 30 | 35 | ${ }^{\circ}$ |


| Intensity Bin Limits for HDSP-2107 |  |  |
| :--- | :--- | :--- |
|  | Intensity Range (mcd) |  |
| Bin | Min. | Max. |
| I | 5.12 | 9.01 |
| J | 7.68 | 13.52 |
| K | 11.52 | 20.28 |
| L | 17.27 | 30.42 |
| M | 25.39 | 45.63 |

## Note:

Test conditions as specified in Optical Characteristic table.

Intensity Bin Limits for HDSP-211x and HDSP-250x (Except HDSP-2504)

|  | Intensity Range $(\mathrm{mcd})$ |  |
| :--- | :--- | :--- |
| Bin | Min. | Max. |
| G | 2.50 | 4.00 |
| H | 3.41 | 6.01 |
| I | 5.12 | 9.01 |
| J | 7.68 | 13.52 |
| K | 11.52 | 20.28 |

Note:
Test conditions as specified in Optical Characteristic table.

Intensity Bin Limit for HDSP-2504

|  | Intensity Range (mcd) |  |
| :--- | :--- | :--- |
| Bin | Min. | Max |
| J | 7.68 | 13.52 |
| K | 11.52 | 20.28 |
| L | 17.27 | 30.42 |
| M | 25.91 | 45.63 |

## Note:

Test conditions as specified in Optical Characteristic table.

Color Bin Limits

|  | Color Range (nm) |  |  |
| :--- | :--- | :--- | :--- |
| Color | Bin | Min. | Max. |
| Yellow | 3 | 581.5 | 585.0 |
|  | 4 | 584.0 | 587.5 |
|  | 5 | 586.5 | 590.0 |
|  | 6 | 589.0 | 592.5 |
|  | 7 | 591.5 | 595.0 |
| Green | 1 | 576.0 | 580.0 |
|  | 2 | 573.0 | 577.0 |
|  | 3 | 570.0 | 574.0 |

## Note:

Test conditions as specified in Optical Characteristic table.

