### 16.6.11 ADC regular sequence register 1 (ADC_SQR1)

Address offset: 0x30
Reset value: 0x0000 0000

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SQ4[4:0] |  |  |  |  |  | SQ3[4:0] |  |  |  |  |  | SQ2[4] |
|  |  |  | rw | rw | rw | rw | rw |  | rw | rw | rw | rw | rw |  | rw |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SQ2[3:0] |  |  |  | Res. | SQ1[4:0] |  |  |  |  | Res. | Res | L[3:0] |  |  |  |
| rw | rw | rw | rw |  | rw | rw | rw | rw | rw |  |  | rw | rw | rw | rw |

Bits 31:29 Reserved, must be kept at reset value.
Bits 28:24 SQ4[4:0]: 4th conversion in regular sequence
These bits are written by software with the channel number (0..18) assigned as the 4th in the regular conversion sequence.
Note: The software is allowed to write these bits only when ADSTART $=0$ (which ensures that no regular conversion is ongoing).

Bit 23 Reserved, must be kept at reset value.
Bits 22:18 SQ3[4:0]: 3rd conversion in regular sequence
These bits are written by software with the channel number (0..18) assigned as the 3rd in the regular conversion sequence.
Note: The software is allowed to write these bits only when ADSTART $=0$ (which ensures that no regular conversion is ongoing).

Bit 17 Reserved, must be kept at reset value.
Bits 16:12 SQ2[4:0]: 2nd conversion in regular sequence These bits are written by software with the channel number ( $0 . .18$ ) assigned as the $2 n d$ in the regular conversion sequence.
Note: The software is allowed to write these bits only when ADSTART $=0$ (which ensures that no regular conversion is ongoing).

Bit 11 Reserved, must be kept at reset value.
Bits 10:6 SQ1[4:0]: 1st conversion in regular sequence
These bits are written by software with the channel number (0..18) assigned as the 1 st in the regular conversion sequence.
Note: The software is allowed to write these bits only when ADSTART $=0$ (which ensures that no regular conversion is ongoing).

Bits 5:4 Reserved, must be kept at reset value.
Bits 3:0 L[3:0]: Regular channel sequence length
These bits are written by software to define the total number of conversions in the regular channel conversion sequence.
0000: 1 conversion
0001: 2 conversions

1111: 16 conversions
Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing).

