

# R32C/152 Group

User's Manual: Hardware

RENESAS MCU

M16C Family / R32C/100 Series

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (<http://www.renesas.com>).

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

### 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

# About This Manual

## 1. Purpose and Target User

This manual is designed to be read primarily by application developers who have an understanding of this microcomputer (MCU) including its hardware functions and electrical characteristics. The user should have a basic understanding of electric circuits, logic circuits and, MCUs.

This manual consists of 30 chapters covering six main categories: Overview, CPU, System Control, Peripherals, Electrical Characteristics, and Usage Notes.

Carefully read all notes in this document prior to use. Notes are found throughout each chapter, at the end of each chapter, and in the dedicated Usage Notes chapter.

The Revision History at the end of this manual summarizes primary modifications and additions to the previous versions. For details, please refer to the relative chapters or sections of this manual.

The R32C/152 Group includes the documents listed below. Verify this manual is the latest version by visiting the Renesas Electronics website.

Type of Document	Contents	Document Name	Document Number
Datasheet	Overview of Hardware and Electrical Characteristics	R32C/152 Group Datasheet	R01DS0073EJ0120
User's Manual: Hardware	Specifications and detailed descriptions of: -pin layout -memory map -peripherals -electrical characteristics -timing characteristics Refer to the Application Manual for peripheral usage.	R32C/152 Group User's Manual: Hardware	This publication
User's Manual: Software/Software Manual	Descriptions of instruction set	R32C/100 Series Software Manual	REJ09B0267-0100
Application Note	-Usages -Applications -Sample programs -Programming technics using Assembly language or C programming language	Available on the Renesas Electronics website.	
Renesas Technical Update	Bulletins on product specifications, documents, etc.		

## 2. Numbers and Symbols

The following explains the denotations used in this manual for registers, bits, pins and various numbers.

(1) Registers, bits, and pins

Registers, bits, and pins are indicated by symbols. Each symbol has a register/bit/pin identifier after the symbol.

Example: PM03 bit in the PM0 register

P3\_5 pin, VCC pin

(2) Numbers

A binary number has the suffix "b" except for a 1-bit value.

A hexadecimal number has the suffix "h".

A decimal number has no suffix.


Example: Binary notation: 11b

Hexadecimal notation: EFA0h

Decimal notation: 1234

### 3. Registers

The following illustration describes registers used throughout this manual.



## 4. Abbreviations and Acronyms

The following acronyms and terms are used throughout this manual.

Abbreviation/Acronym	Meaning
ACIA	Asynchronous Communications Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment Bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

# TABLE OF CONTENTS

1.	Overview	1
1.1	Features.....	1
1.1.1	Applications .....	1
1.1.2	Performance Overview .....	2
1.2	Product Information .....	4
1.3	Block Diagram .....	6
1.4	Pin Assignment.....	7
1.5	Pin Definitions and Functions .....	12
2.	Central Processing Unit (CPU)	15
2.1	General Purpose Registers .....	16
2.1.1	Data Registers (R2R0, R3R1, R6R4, and R7R5).....	16
2.1.2	Address Registers (A0, A1, A2, and A3) .....	16
2.1.3	Static Base Register (SB).....	16
2.1.4	Frame Base Register (FB).....	16
2.1.5	Program Counter (PC).....	16
2.1.6	Interrupt Vector Table Base Register (INTB) .....	16
2.1.7	User Stack Pointer (USP) and Interrupt Stack Pointer (ISP) .....	16
2.1.8	Flag Register (FLG).....	16
2.2	Fast Interrupt Registers .....	18
2.2.1	Save Flag Register (SVF).....	18
2.2.2	Save PC Register (SVP) .....	18
2.2.3	Vector Register (VCT) .....	18
2.3	DMAC-associated Registers.....	18
2.3.1	DMA Mode Registers (DMD0, DMD1, DMD2, and DMD3) .....	18
2.3.2	DMA Terminal Count Registers (DCT0, DCT1, DCT2, and DCT3) .....	18
2.3.3	DMA Terminal Count Reload Registers (DCR0, DCR1, DCR2, and DCR3) .....	18
2.3.4	DMA Source Address Registers (DSA0, DSA1, DSA2, and DSA3).....	18
2.3.5	DMA Source Address Reload Registers (DSR0, DSR1, DSR2, and DSR3).....	18
2.3.6	DMA Destination Address Registers (DDA0, DDA1, DDA2, and DDA3) .....	18
2.3.7	DMA Destination Address Reload Registers (DDR0, DDR1, DDR2, and DDR3) .....	18
3.	Memory	19
4.	Special Function Registers (SFRs)	20
5.	Resets	93
5.1	Hardware Reset.....	93
5.2	Software Reset .....	95
5.3	Watchdog Timer Reset .....	95
5.4	Reset Vector .....	96



<b>6.</b>	<b>Power Management</b>	<b>97</b>
6.1	Voltage Regulators for Internal Logic.....	97
6.1.1	Decoupling Capacitor .....	98
6.2	Low Voltage Detector.....	99
6.2.1	Operational State of Low Voltage Detector.....	102
6.2.2	Low Voltage Detection Interrupt .....	102
6.2.3	Application Example of the Low Voltage Detector.....	103
<b>7.</b>	<b>Clock Generator</b>	<b>104</b>
7.1	Clock Generator Types.....	104
7.1.1	Main Clock.....	113
7.1.2	Sub Clock (fC) .....	114
7.1.3	PLL Clock .....	115
7.1.4	On-chip Oscillator Clock.....	118
7.2	Oscillator Stop Detection .....	119
7.2.1	How to Use Oscillator Stop Detection.....	119
7.3	Base Clock.....	119
7.4	CPU Clock and Peripheral Bus Clock.....	120
7.5	Peripheral Clock .....	120
7.6	Clock Output Function .....	121
7.7	Power Control.....	122
7.7.1	Normal Operating Mode .....	123
7.7.2	Wait Mode.....	128
7.7.3	Stop Mode .....	131
7.8	System Clock Protection.....	133
7.9	Notes on Clock Generator .....	134
7.9.1	Sub Clock .....	134
7.9.2	Power Control.....	134
<b>8.</b>	<b>Bus</b>	<b>135</b>
8.1	Bus Setting .....	135
8.2	Peripheral Bus Timing Setting .....	136
<b>9.</b>	<b>Protection</b>	<b>137</b>
9.1	Protect Register (PRCR Register).....	137
9.2	Protect Register 2 (PRCR2 Register).....	138
9.3	Protect Register 3 (PRCR3 Register).....	138
9.4	Protect Register 4 (PRCR4 Register).....	139
9.5	Protect Release Register (PRR Register).....	140
<b>10.</b>	<b>Interrupts</b>	<b>141</b>
10.1	Interrupt Types.....	141
10.2	Software Interrupts .....	142

10.3	Hardware Interrupts .....	143
10.3.1	Special Interrupts .....	143
10.3.2	Peripheral Interrupts .....	143
10.4	Fast Interrupt .....	144
10.5	Interrupt Vectors .....	144
10.5.1	Fixed Vector Table .....	145
10.5.2	Relocatable Vector Table .....	145
10.6	Interrupt Request Acceptance .....	150
10.6.1	I Flag and IPL .....	150
10.6.2	Interrupt Control Registers .....	151
10.6.3	Wake-up IPL Setting Register .....	154
10.6.4	Interrupt Sequence .....	155
10.6.5	Interrupt Response Time .....	156
10.6.6	IPL after Accepting an Interrupt Request .....	157
10.6.7	Register Saving .....	157
10.7	Register Restoring from Interrupt Handler .....	158
10.8	Interrupt Priority .....	158
10.9	Priority Resolver .....	158
10.10	External Interrupt .....	160
10.11	NMI .....	163
10.12	Key Input Interrupt .....	164
10.13	Intelligent I/O Interrupt .....	165
10.14	Notes on Interrupts .....	168
10.14.1	ISP Setting .....	168
10.14.2	NMI .....	168
10.14.3	External Interrupts .....	168
11.	Watchdog Timer .....	169
12.	DMAC .....	173
12.1	Transfer Cycle .....	182
12.1.1	Effect of Transfer Address and Data Bus Width .....	182
12.1.2	Effect of Bus Timing .....	183
12.2	DMA Transfer Cycle .....	185
12.3	Channel Priority and DMA Transfer Timing .....	186
12.4	Notes on DMAC .....	187
12.4.1	DMAC-associated Register Settings .....	187
12.4.2	Reading DMAC-associated Registers .....	187
13.	DMAC II .....	188
13.1	DMAC II Settings .....	188
13.1.1	Registers RIPL1 and RIPL2 .....	189

13.1.2	DMAC II Index .....	190
13.1.3	Interrupt Control Register of the Peripherals .....	193
13.1.4	Relocatable Vector Table of the Peripherals.....	193
13.1.5	IRLT Bit in the IIOiE Register (i = 0 to 11).....	193
13.2	DMAC II Operation .....	193
13.3	Transfer Types .....	193
13.3.1	Memory-to-memory Transfer .....	193
13.3.2	Immediate Data Transfer .....	194
13.3.3	Calculation Result Transfer .....	194
13.4	Transfer Modes.....	194
13.4.1	Single Transfer .....	194
13.4.2	Burst Transfer .....	194
13.4.3	Multiple Transfer .....	194
13.5	Chain Transfer .....	195
13.6	DMA II Transfer Complete Interrupt.....	195
13.7	Execution Time .....	196
<b>14.</b>	<b>Programmable I/O Ports</b> .....	<b>197</b>
14.1	Port Pi Register (Pi register, i = 0 to 15) .....	199
<b>15.</b>	<b>Timers</b> .....	<b>200</b>
15.1	Timer A .....	202
15.1.1	Timer Mode.....	209
15.1.2	Event Counter Mode.....	211
15.1.3	One-shot Timer Mode.....	215
15.1.4	Pulse-width Modulation Mode.....	217
15.2	Timer B .....	220
15.2.1	Timer Mode.....	223
15.2.2	Event Counter Mode.....	225
15.2.3	Pulse Period/Pulse-width Measure Mode.....	228
15.3	Notes on Timers.....	231
15.3.1	Timer A and Timer B.....	231
15.3.2	Timer A .....	231
15.3.3	Timer B .....	233
<b>16.</b>	<b>Three-phase Motor Control Timers</b> .....	<b>234</b>
16.1	Modulation Modes of Three-phase Motor Control Timers .....	241
16.2	Timer B2 .....	242
16.3	Timers A4, A1, and A2.....	244
16.4	Simultaneous Conduction Prevention and Dead Time Timer .....	248
16.5	Three-phase Motor Control Timer Operation.....	249
16.6	Notes on Three-phase Motor Control Timers .....	252

16.6.1	Shutdown.....	252
16.6.2	Register Setting .....	252
<b>17.</b>	<b>Serial Interface</b>	<b>253</b>
17.1	Synchronous Serial Interface Mode.....	267
17.1.1	Reset Procedure on Transmit/Receive Error.....	272
17.1.2	CLK Polarity.....	272
17.1.3	LSB First and MSB First Selection .....	273
17.1.4	Continuous Receive Mode .....	273
17.1.5	Serial Data Logic Inversion.....	274
17.1.6	CTS/RTS Function.....	274
17.2	Asynchronous Serial Interface Mode (UART Mode).....	275
17.2.1	Bit Rate.....	280
17.2.2	Reset Procedure on Transmit/Receive Error.....	281
17.2.3	LSB First and MSB First Selection .....	281
17.2.4	Serial Data Logic Inversion.....	282
17.2.5	TXD and RXD I/O Polarity Inversion .....	283
17.2.6	CTS/RTS Function.....	283
17.3	Special Mode 1 (I <sup>2</sup> C Mode).....	284
17.3.1	START Condition and STOP Condition Detection.....	290
17.3.2	START Condition and STOP Condition Generation .....	290
17.3.3	Arbitration .....	291
17.3.4	SCL Control and Clock Synchronization .....	292
17.3.5	SDA Output .....	294
17.3.6	SDA Input .....	294
17.3.7	Acknowledge .....	294
17.3.8	Transmit/Receive Operation Reset.....	294
17.4	Special Mode 2 .....	295
17.4.1	$\overline{SSi}$ Input Pin Function (i = 0 to 2).....	297
17.4.2	Clock Phase Setting .....	298
17.5	Notes on Serial Interface .....	300
17.5.1	Changing the UiBRG Register (i = 0 to 4) .....	300
17.5.2	Synchronous Serial Interface Mode .....	300
17.5.3	Special Mode 1 (I <sup>2</sup> C Mode) .....	300
17.5.4	Reset Procedure on Communication Error.....	301
<b>18.</b>	<b>A/D Converter</b>	<b>302</b>
18.1	Mode Descriptions .....	311
18.1.1	One-shot Mode.....	311
18.1.2	Repeat Mode .....	312
18.1.3	Single Sweep Mode.....	313
18.1.4	Repeat Sweep Mode 0 .....	314

18.1.5	Repeat Sweep Mode 1 .....	315
18.1.6	Multi-port Single Sweep Mode.....	316
18.1.7	Multi-port Repeat Sweep Mode 0 .....	317
18.2	Functions .....	318
18.2.1	Resolution Selection.....	318
18.2.2	Sample and Hold Function .....	318
18.2.3	Trigger Selection.....	318
18.2.4	DMAC Operating Mode .....	318
18.2.5	Function-extended Analog Input Pins.....	319
18.2.6	External Operating Amplifier (Op-Amp) Connection Mode.....	319
18.2.7	Self Test/Open-circuit Detection Assist.....	320
18.2.8	Power Saving .....	321
18.2.9	Output Impedance of Sensor Equivalent Circuit under A/D Conversion .....	321
18.3	Notes on A/D Converter.....	323
18.3.1	Notes on Designing Boards.....	323
18.3.2	Notes on Programming.....	324
19.	D/A Converter .....	325
20.	CRC Calculator .....	327
21.	X-Y Conversion .....	330
21.1	Data Conversion When Reading .....	331
21.2	Data Conversion When Writing.....	333
22.	Intelligent I/O .....	334
22.1	Base Timer.....	349
22.2	Time Measurement .....	354
22.3	Waveform Generation .....	358
22.3.1	Single-phase Waveform Output Mode.....	359
22.3.2	Inverted Waveform Output Mode.....	361
22.3.3	Set/Reset Waveform Output Mode (SR Waveform Output Mode) .....	363
22.3.4	Phase Shift Waveform Output Mode .....	366
22.3.5	Digital Debounce Circuit .....	369
23.	Serial Bus Interface .....	371
23.1	Synchronous Serial Communication Mode and 4-wire Serial Bus Mode .....	372
23.1.1	Transmit/Receive Clock.....	384
23.1.2	Transmit/Receive Shift Register .....	386
23.1.3	Data I/O Pin and SSi Shift Register .....	388
23.1.4	Interrupt Requests .....	389
23.1.5	Communication Modes and Pin Functions .....	390
23.1.6	Synchronous Serial Communication Mode .....	391

23.1.7	4-wire Serial Bus Mode .....	398
23.2	Note on Serial Bus Interface.....	405
23.2.1	Note on Synchronous Serial Communication Mode and 4-wire Serial Bus Mode.....	405
<b>24.</b>	<b>LIN Module</b> .....	<b>406</b>
24.1	LIN Module Associated Registers.....	408
24.1.1	LIN <sub>i</sub> Common Registers (i = 0, 1) .....	408
24.1.2	LIN <sub>i</sub> Channel Dedicated Registers (i = 0, 1) .....	408
24.1.3	Register Window and Channel Switching.....	409
24.2	Operating Modes .....	422
24.2.1	LIN Reset Mode.....	423
24.2.2	LIN Operating Mode .....	423
24.2.3	LIN Wake-up Mode.....	423
24.3	Operational Overview .....	424
24.3.1	Header Transmission.....	424
24.3.2	Response Transmission .....	425
24.3.3	Response Reception .....	426
24.4	Baud Rate Generator.....	427
24.5	Data Transmission and Reception.....	430
24.5.1	Data Transmission.....	430
24.5.2	Data Reception.....	431
24.6	Buffer Processing of Transmit/Receive Data .....	432
24.6.1	Transmission of LIN Frame .....	432
24.6.2	Reception of LIN Frame .....	433
24.7	Wake-up Transmission and Reception .....	434
24.7.1	Wake-up Transmission .....	434
24.7.2	Wake-up Reception .....	435
24.8	Low Power Mode Control Using Input Signal Low Detection .....	436
24.9	Operational Status .....	437
24.10	Error Status.....	438
24.10.1	Error Status Types .....	438
24.10.2	LIN Error Detection Targets .....	439
24.11	LIN Interrupts .....	440
<b>25.</b>	<b>CAN Module</b> .....	<b>442</b>
25.1	CAN SFRs .....	445
25.1.1	CAN <sub>i</sub> Control Register (CiCTRL) (i = 0 to 2).....	446
25.1.2	CAN <sub>i</sub> Clock Select Register (CiCLKR) (i = 0 to 2) .....	450
25.1.3	CAN <sub>i</sub> Bit Configuration Register (CiBCR) (i = 0 to 2).....	451
25.1.4	CAN <sub>i</sub> Mask Register k (CiMKRk) (i = 0 to 2; k = 0 to 7).....	453
25.1.5	CAN <sub>i</sub> FIFO Received ID Compare Register n (CiFIDCR0 and CiFIDCR1) (i = 0 to 2; n = 0, 1).....	454

25.1.6	CANi Mask Invalid Register (CiMKIVLR) (i = 0 to 2) .....	456
25.1.7	CANi Mailbox (CiMBj) (i = 0 to 2; j = 0 to 31).....	457
25.1.8	CANi Mailbox Interrupt Enable Register (CiMIER) (i = 0 to 2).....	461
25.1.9	CANi Message Control Register j (CiMCTLj) (i = 0 to 2; j = 0 to 31) .....	462
25.1.10	CANi Receive FIFO Control Register (CiRFCR) (i = 0 to 2).....	465
25.1.11	CANi Receive FIFO Pointer Control Register (CiRFPCR) (i = 0 to 2) .....	468
25.1.12	CANi Transmit FIFO Control Register (CiTFCR) (i = 0 to 2).....	469
25.1.13	CANi Transmit FIFO Pointer Control Register (CiTFPCR) (i = 0 to 2) .....	471
25.1.14	CANi Status Register (CiSTR) (i = 0 to 2).....	472
25.1.15	CANi Mailbox Search Mode Register (CiMSMR) (i = 0 to 2).....	475
25.1.16	CANi Mailbox Search Status Register (CiMSSR) (i = 0 to 2).....	476
25.1.17	CANi Channel Search Support Register (CiCSSR) (i = 0 to 2) .....	478
25.1.18	CANi Acceptance Filter Support Register (CiAFSR) (i = 0 to 2).....	479
25.1.19	CANi Error Interrupt Enable Register (CiEIER) (i = 0 to 2).....	480
25.1.20	CANi Error Interrupt Factor Judge Register (CiEIFR) (i = 0 to 2) .....	482
25.1.21	CANi Receive Error Count Register (CiRECR) (i = 0 to 2).....	485
25.1.22	CANi Transmit Error Count Register (CiTECR) (i = 0 to 2).....	486
25.1.23	CANi Error Code Store Register (CiECSR) (i = 0 to 2).....	487
25.1.24	CANi Time Stamp Register (CiTSR) (i = 0 to 2).....	489
25.1.25	CANi Test Control Register (CiTCR) (i = 0 to 2) .....	490
25.2	Operating Modes .....	493
25.2.1	CAN Reset Mode.....	494
25.2.2	CAN Halt Mode.....	495
25.2.3	CAN Sleep Mode.....	496
25.2.4	CAN Operation Mode (Excluding Bus-off State).....	497
25.2.5	CAN Operation Mode (Bus-off State) .....	498
25.3	CAN Communication Speed Configuration.....	499
25.3.1	CAN Clock Configuration.....	499
25.3.2	Bit Timing Configuration .....	499
25.3.3	Bit rate .....	500
25.4	Mailbox and Mask Register Structure .....	501
25.5	Acceptance Filtering and Masking Function .....	503
25.6	Reception and Transmission .....	506
25.6.1	Reception .....	507
25.6.2	Transmission .....	509
25.7	CAN Interrupts .....	510
26.	I/O Pins .....	511
26.1	Port Pi Direction Register (PDi Register, i = 0 to 15) .....	512
26.2	Output Function Select Registers .....	513
26.3	Input Function Select Registers.....	530

26.4	Pull-up Control Registers 0 to 4 (Registers PUR0 to PUR4)	536
26.5	Port Control Register (PCR Register)	539
26.6	Configuring Unused Pins	540
<b>27.</b>	<b>Flash Memory</b>	<b>542</b>
27.1	Overview	542
27.2	Flash Memory Protection	544
27.2.1	Lock Bit Protection	544
27.2.2	ROM Code Protection	544
27.2.3	ID Code Protection	545
27.3	CPU Rewrite Mode	547
27.3.1	Flash Memory Rewrite Bus Timing	555
27.3.2	Software Commands	559
27.3.3	Mode Transition	560
27.3.4	Issuing Software Commands	561
27.3.5	Status Check	567
27.4	Standard Serial I/O Mode	568
27.5	Parallel I/O mode	571
27.6	Notes on Flash Memory Rewriting	572
27.6.1	Note on Power Supply	572
27.6.2	Note on Hardware Reset	572
27.6.3	Note on Flash Memory Protection	572
27.6.4	Notes on Programming	572
27.6.5	Notes on Interrupts	572
27.6.6	Notes on Rewrite Control Program	573
27.6.7	Notes on Number of Program/Erase Cycles and Software Command Execution Time	573
27.6.8	Other Notes	573
<b>28.</b>	<b>E<sup>2</sup>PROM Emulation Data Flash</b>	<b>574</b>
28.1	Overview	574
28.2	Block Configuration	578
28.3	Operational Procedures	579
28.4	Note on E <sup>2</sup> dataFlash	582
<b>29.</b>	<b>Electrical Characteristics</b>	<b>583</b>
<b>30.</b>	<b>Usage Notes</b>	<b>620</b>
30.1	Notes on Board Designing	620
30.1.1	Power Supply Pins	620
30.1.2	Supply Voltage	620
30.2	Notes on Register Setting	621
30.2.1	Registers with Write-only Bits	621
30.3	Notes on Clock Generator	623



30.3.1	Sub Clock .....	623
30.3.2	Power Control .....	623
30.4	Notes on Interrupts .....	624
30.4.1	ISP Setting .....	624
30.4.2	NMI .....	624
30.4.3	External Interrupts .....	624
30.5	Notes on DMAC .....	625
30.5.1	DMAC-associated Register Settings .....	625
30.5.2	Reading DMAC-associated Registers .....	625
30.6	Notes on Timers .....	626
30.6.1	Timer A and Timer B .....	626
30.6.2	Timer A .....	626
30.6.3	Timer B .....	628
30.7	Notes on Three-phase Motor Control Timers .....	629
30.7.1	Shutdown .....	629
30.7.2	Register Setting .....	629
30.8	Notes on Serial Interface .....	630
30.8.1	Changing the UiBRG Register (i = 0 to 4) .....	630
30.8.2	Synchronous Serial Interface Mode .....	630
30.8.3	Special Mode 1 (I <sup>2</sup> C Mode) .....	630
30.8.4	Reset Procedure on Communication Error .....	631
30.9	Notes on A/D Converter .....	632
30.9.1	Notes on Designing Boards .....	632
30.9.2	Notes on Programming .....	633
30.10	Note on Serial Bus Interface .....	634
30.10.1	Note on Synchronous Serial Communication Mode and 4-wire Serial Bus Mode .....	634
30.11	Notes on Flash Memory Rewriting .....	635
30.11.1	Note on Power Supply .....	635
30.11.2	Note on Hardware Reset .....	635
30.11.3	Note on Flash Memory Protection .....	635
30.11.4	Notes on Programming .....	635
30.11.5	Notes on Interrupts .....	635
30.11.6	Notes on Rewrite Control Program .....	636
30.11.7	Notes on Number of Program/Erase Cycles and Software Command Execution Time .....	636
30.11.8	Other Notes .....	636
30.12	Note on E <sup>2</sup> dataFlash .....	637
Appendix 1. Package Dimensions .....		638
INDEX .....		639

## **1. Overview**

### **1.1 Features**

The M16C Family offers a robust platform of 32-/16-bit CISC microcomputers (MCUs) featuring high ROM code efficiency, extensive EMI/EMS noise immunity, ultra-low power consumption, high-speed processing in actual applications, and numerous and varied integrated peripherals. Extensive device scalability from low- to high-end, featuring a single architecture as well as compatible pin assignments and peripheral functions, provides support for a vast range of application fields.

The R32C/100 Series is a high-end microcontroller series in the M16C Family. With a 4-Gbyte memory space, it achieves maximum code efficiency and high-speed processing with 32-bit CISC architecture, multiplier, multiply-accumulate unit, and floating point unit. The selection from the broadest choice of on-chip peripheral devices — UART, CRC, DMAC, A/D and D/A converters, timers, I<sup>2</sup>C-bus interface, and watchdog timer enables to minimize external components.

The R32C/152 Group is the MCU specific to vehicle networks within the R32C/100 Series. This product, provided as 144-pin plastic molded LQFP package, has three channels of CAN module, eight channels of LIN module, and standard peripherals.

#### **1.1.1 Applications**

Automotive, communication equipment, industrial equipment, etc.

### 1.1.2 Performance Overview

Tables 1.1 and 1.2 show the performance overview of the R32C/152 Group.

**Table 1.1 Performance Overview (1/2)**

Unit	Function	Explanation
CPU	Central processing unit	R32C/100 Series CPU Core <ul style="list-style-type: none"> <li>• Basic instructions: 108</li> <li>• Minimum instruction execution time: 15.625 ns (<math>f(\text{CPU}) = 64 \text{ MHz}</math>)</li> <li>• Multiplier: 32-bit <math>\times</math> 32-bit <math>\rightarrow</math> 64-bit</li> <li>• Multiply-accumulate unit: 32-bit <math>\times</math> 32-bit + 64-bit <math>\rightarrow</math> 64-bit</li> <li>• IEEE-754 compatible FPU: Single precision</li> <li>• 32-bit barrel shifter</li> <li>• Operating mode: Single-chip mode</li> </ul>
Memory		Flash memory: 768 Kbytes, 1 Mbyte RAM: 48 Kbytes Data flash: 4 Kbytes $\times$ 2 blocks E <sup>2</sup> dataFlash: none <sup>(1)</sup> /8 Kbytes Refer to Table 1.3 for details
Voltage Detector	Low voltage detector	Optional <sup>(2)</sup> Low voltage detection interrupt
Clock	Clock generator	<ul style="list-style-type: none"> <li>• 4 circuits (main clock, sub clock, PLL, on-chip oscillator)</li> <li>• Oscillation stop detector: Main clock oscillator stop/restart detection</li> <li>• Frequency divide circuit: Divide-by-2 to divide-by-24 selectable</li> <li>• Low power modes: Wait mode, stop mode</li> </ul>
Interrupts		Interrupt vectors: 261 External interrupt inputs: $\overline{\text{NMI}}$ , $\overline{\text{INT}} \times 9$ , key input $\times 4$ Interrupt priority levels: 7
Watchdog Timer		15 bits $\times$ 1 (selectable input frequency from prescaler output) Automatic timer start function is available
DMA	DMAC	4 channels <ul style="list-style-type: none"> <li>• Cycle-steal transfer mode</li> <li>• Request sources: 52</li> <li>• 2 transfer modes: Single transfer, repeat transfer</li> </ul>
	DMAC II	<ul style="list-style-type: none"> <li>• Triggered by an interrupt request of any peripheral</li> <li>• 3 characteristic transfer functions: Immediate data transfer, calculation result transfer, chain transfer</li> </ul>
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> <li>• 2 input-only ports</li> <li>• 120 CMOS I/O ports</li> <li>• A pull-up resistor is selectable for every 4 input ports</li> </ul>
Timer	Timer A	16-bit timer $\times 5$ Timer mode, event counter mode, one-shot timer mode, pulse-width modulation (PWM) mode Two-phase pulse signal processing in event counter mode (two-phase encoder input) $\times 3$
	Timer B	16-bit timer $\times 6$ Timer mode, event counter mode, pulse frequency measurement mode, pulse-width measurement mode
	Three-phase motor control timer	Three-phase motor control timer $\times 1$ (timers A1, A2, A4, and B2 used) 8-bit programmable dead time timer

Notes:

1. Contact a Renesas Electronics sales office to use the non-E<sup>2</sup>dataFlash version.
2. Contact a Renesas Electronics sales office to use the optional features.

**Table 1.2 Performance Overview (2/2)**

Unit	Function	Explanation
Serial Interface	UART0 to UART4	Asynchronous/synchronous serial interface × 5 channels <ul style="list-style-type: none"> <li>• I<sup>2</sup>C-bus (UART0 to UART2)</li> <li>• Special mode 2 (UART0 to UART2)</li> </ul>
A/D Converter		10-bit resolution × 34 channels Sample and hold functionality integrated Self test/Open-circuit detection assist
D/A Converter		8-bit resolution × 2
CRC Calculator		CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ )
X-Y Converter		16 bits × 16 bits
Intelligent I/O		Time measurement (input capture): 16 bits × 32 Digital debounce circuit contained Waveform generation (output compare): 16 bits × 32 Phase shift waveform output mode contained
Serial Bus Interface		3 channels <ul style="list-style-type: none"> <li>• Synchronous serial communication mode</li> <li>• 4-wire serial bus mode</li> </ul> Programmable character length: 8 to 16 bits
LIN Module		8 channels
CAN Module		3 channels CAN functionality compliant with ISO 11898-1 32 mailboxes
Flash Memory		Programming and erasure supply voltage: VCC = 3.0 to 5.5 V Minimum endurance: 1,000 program/erase cycles Security protection: ROM code protect, ID code protect Debugging: On-chip debug, on-board flash programming
E <sup>2</sup> dataFlash		Minimum endurance: 100,000 program/erase cycles
Operating Frequency/Supply Voltage		64 MHz/VCC = 3.0 to 5.5 V
Operating Temperature		-40°C to 85°C (J version) -40°C to 105°C (L version) (1) -40°C to 125°C (K version)
Current Consumption		43 mA (VCC = 5.0 V, f(CPU) = 64 MHz) 8 μA (VCC = 3.3 V, f(XCIN) = 32.768 kHz, wait mode)
Package		144-pin plastic molded LQFP (PLQP0144KA-A)

Note:

1. Contact a Renesas Electronics sales office to use the L version products.

## 1.2 Product Information


Table 1.3 lists the product information and Figure 1.1 shows the details of the part number.

**Table 1.3 R32C/152 Group Product List** **As of September, 2013**

Part Number	Package Code (1)	ROM Capacity (2)	RAM Capacity	E <sup>2</sup> dataFlash	Remarks
R5F64524JFD	PLQP0144KA-A	768 Kbytes + 8 Kbytes	48 Kbytes	8 Kbytes	J version
R5F64524LFD					L version (3)
R5F64524KFD					K version
R5F6452MJFD				NA (3)	J version
R5F6452MLFD					L version (3)
R5F6452MKFD					K version
R5F64525JFD		1 Mbyte + 8 Kbytes		8 Kbytes	J version
R5F64525LFD					L version (3)
R5F64525KFD					K version
R5F6452NJFD				NA (3)	J version
R5F6452NLFD					L version (3)
R5F6452NKFD					K version

Notes:

- The old package code is as follows:  
PLQP0144KA-A: 144P6Q-A
- "8 Kbytes" in the ROM capacity indicates the data flash capacity.
- Contact a Renesas Electronics sales office to use the non-E<sup>2</sup>dataFlash version or the L version products.



**Figure 1.1 Part Numbering**

### 1.3 Block Diagram

Figure 1.2 shows a block diagram of the R32C/152 Group.




Figure 1.2 R32C/152 Group Block Diagram

### 1.4 Pin Assignment

Figure 1.3 shows the pin assignment (top view) and Tables 1.4 to 1.7 show the pin characteristics.




Figure 1.3 Pin Assignment (top view)



**Table 1.4 Pin Characteristics (1/4)**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Intelligent I/O Pin	LIN / CAN Module Pin	Analog Pin
1		P9_6			TXD4		CAN1OUT/ CAN2OUT	ANEX1
2		P9_5			CLK4		CAN1IN/CAN1WU/ CAN2IN/CAN2WU	ANEX0
3		P9_4		TB4IN	$\overline{\text{CTS4/RTS4}}$			DA1
4		P9_3		TB3IN	$\overline{\text{CTS3/RTS3}}$		LIN0_3IN	DA0
5		P9_2		TB2IN	TXD3		LIN0_3OUT	
6		P9_1		TB1IN	RXD3		LIN0_2IN	
7		P9_0		TB0IN	CLK3		LIN0_2OUT	
8		P14_6	INT8					
9		P14_5	$\overline{\text{INT7}}$					
10		P14_4	INT6					
11		P14_3						
12	VDC0							
13		P14_1						
14	VDC1							
15	NSD							
16	CNVSS							
17	XCIN	P8_7						
18	XCOU	P8_6						
19	$\overline{\text{RESET}}$							
20	XOUT							
21	VSS							
22	XIN							
23	VCC							
24		P8_5	NMI					
25		P8_4	$\overline{\text{INT2}}$					
26		P8_3	INT1				CAN0IN/CAN0WU/ CAN1IN/CAN1WU	
27		P8_2	$\overline{\text{INT0}}$				CAN0OUT/ CAN1OUT	
28		P8_1		TA4IN/ $\overline{\text{U}}$	$\overline{\text{CTS3/RTS3}}$	IIO1_5/UD0B/UD1B	LIN0_1OUT	
29		P8_0		TA4OUT/U	RXD3	UD0A/UD1A	LIN0_1IN	
30		P7_7		TA3IN	CLK3	IIO1_4/UD0B/UD1B	CAN0IN/CAN0WU	
31		P7_6		TA3OUT	TXD3	IIO1_3/UD0A/UD1A	CAN0OUT	
32		P7_5		TA2IN/ $\overline{\text{W}}$	RXD4	IIO1_2	LIN0_0IN	
33		P7_4		TA2OUT/W	TXD4	IIO1_1	LIN0_0OUT	
34		P7_3		TA1IN/ $\overline{\text{V}}$	$\overline{\text{CTS2/RTS2/SS2/SCS2}}$	IIO1_0		
35		P7_2		TA1OUT/V	CLK2/SSCK2			
36		P7_1		TA0IN/ TB5IN	RXD2/SCL2/ STXD2/SSI2	IIO1_7		
37		P7_0		TA0OUT	TXD2/SDA2/ SRXD2/SSO2	IIO1_6		

**Table 1.5 Pin Characteristics (2/4)**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Intelligent I/O Pin	LIN / CAN Module Pin	Analog Pin
38		P6_7			TXD1/SDA1/ SRXD1/SSO1			
39	VCC							
40		P6_6			RXD1/SCL1/ STXD1/SSI1			
41	VSS							
42		P6_5			CLK1/SSCK1			
43		P6_4			CTS1/RTS1/SS1/ SCS1			
44		P6_3		TB5IN	TXD0/SDA0/ SRXD0/SSO0			
45		P6_2		TB2IN	RXD0/SCL0/ STXD0/SSI0			
46		P6_1		TB1IN	CLK0/SSCK0		CAN2IN/CAN2WU	
47		P6_0		TB0IN	CTS0/RTS0/SS0/ SCS0		CAN2OUT	
48		P13_7	INT7			IIO3_7	LIN1_3IN	
49		P13_6	INT6			IIO3_6	LIN1_3OUT	
50		P13_5	INT5			IIO3_5	LIN1_2IN	
51		P13_4	INT4			IIO3_4	LIN1_2OUT	
52		P5_7			SCS2	IIO0_7		
53		P5_6			SSI2	IIO0_6		
54		P5_5			SSCK2	IIO0_5		
55		P5_4			SSO2	IIO0_4		
56		P13_3	INT3			IIO3_3		
57	VSS							
58		P13_2	INT2			IIO3_2		
59	VCC							
60		P13_1	INT1			IIO3_1		
61		P13_0	INT0			IIO3_0		
62	CLKOUT	P5_3				IIO0_3		
63		P5_2				IIO0_2		
64		P5_1				IIO0_1		
65		P5_0				IIO0_0		
66		P12_7			SCS0	IIO2_7		
67		P12_6			SSI0	IIO2_6		
68		P12_5			SSCK0	IIO2_5		
69		P4_7			SCS1	IIO1_7	LIN0_1IN	
70		P4_6			SSI1	IIO1_6	LIN0_1OUT	
71		P4_5			SSCK1	IIO1_5	LIN0_0IN	
72		P4_4			SSO1	IIO1_4	LIN0_0OUT	

**Table 1.6 Pin Characteristics (3/4)**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Intelligent I/O Pin	LIN / CAN Module Pin	Analog Pin
73		P4_3			TXD3	IIO1_3		
74	VCC							
75		P4_2			RXD3	IIO1_2		
76	VSS							
77		P4_1			CLK3	IIO1_1		
78		P4_0			$\overline{\text{CTS3}}/\text{RTS3}$	IIO1_0		
79		P3_7		TA4IN/ TB1IN/ $\overline{\text{U}}$	$\overline{\text{CTS4}}/\text{RTS4}$			
80		P3_6		TA4OUT/ $\overline{\text{U}}$	TXD4			
81		P3_5		TA2IN/ TB0IN/ $\overline{\text{W}}$	RXD4			
82		P3_4		TA2OUT/ $\overline{\text{W}}$	CLK4			
83		P3_3		TA1IN/ $\overline{\text{V}}$			LIN0_0IN/LIN0_1IN	
84		P3_2		TA1OUT/ $\overline{\text{V}}$			LIN0_0OUT/ LIN0_1OUT	
85		P3_1		TA3OUT		UD0B/UD1B	LIN0_0IN	
86		P12_4			SSO0	IIO2_4		
87		P12_3			$\overline{\text{SCS1}}$	IIO2_3		
88		P12_2			SSI1	IIO2_2		
89		P12_1			SSCK1	IIO2_1		
90		P12_0			SSO1	IIO2_0		
91	VCC							
92		P3_0		TA0OUT		UD0A/UD1A	LIN0_0OUT	
93	VSS							
94		P2_7						AN2_7
95		P2_6						AN2_6
96		P2_5						AN2_5
97		P2_4						AN2_4
98		P2_3						AN2_3
99		P2_2						AN2_2
100		P2_1						AN2_1
101		P2_0						AN2_0
102		P1_7	$\overline{\text{INT5}}$			IIO0_7/IIO1_7		AN15_7
103		P1_6	$\overline{\text{INT4}}$			IIO0_6/IIO1_6		AN15_6
104		P1_5	$\overline{\text{INT3}}$			IIO0_5/IIO1_5		AN15_5
105		P1_4		TB0IN		IIO0_4/IIO1_4		AN15_4
106		P1_3			$\overline{\text{SCS0}}$	IIO0_3/IIO1_3		AN15_3
107		P1_2			SSI0	IIO0_2/IIO1_2		AN15_2
108		P1_1			SSCK0	IIO0_1/IIO1_1		AN15_1

**Table 1.7 Pin Characteristics (4/4)**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Intelligent I/O Pin	LIN / CAN Module Pin	Analog Pin
109		P1_0			SSO0	IIO0_0/IIO1_0		AN15_0
110		P0_7						AN0_7
111		P0_6						AN0_6
112		P0_5						AN0_5
113		P0_4						AN0_4
114		P11_4		TB3IN				
115		P11_3				IIO1_3	LIN1_1OUT	
116		P11_2				IIO1_2	LIN1_1IN	
117		P11_1				IIO1_1	LIN1_0OUT	
118		P11_0				IIO1_0	LIN1_0IN	
119		P0_3						AN0_3
120		P0_2						AN0_2
121		P0_1						AN0_1
122		P0_0						AN0_0
123		P15_7			CTS4/RTS4	IIO0_7		AN15_7
124		P15_6			CLK4	IIO0_6		AN15_6
125		P15_5			RXD4	IIO0_5		AN15_5
126		P15_4			TXD4	IIO0_4		AN15_4
127		P15_3			CTS3/RTS3	IIO0_3		AN15_3
128		P15_2			RXD3	IIO0_2		AN15_2
129		P15_1			CLK3	IIO0_1		AN15_1
130	VSS							
131		P15_0			TXD3	IIO0_0		AN15_0
132	VCC							
133		P10_7	KI3					AN_7
134		P10_6	KI2					AN_6
135		P10_5	KI1					AN_5
136		P10_4	KI0					AN_4
137		P10_3						AN_3
138		P10_2						AN_2
139		P10_1						AN_1
140	AVSS							
141		P10_0						AN_0
142	VREF							
143	AVCC							
144		P9_7		TB2IN	RXD4			ADTRG

## 1.5 Pin Definitions and Functions

Table 1.8 to Table 1.10 show the pin definitions and functions.

**Table 1.8 Pin Definitions and Functions (1/3)**

Function	Symbol	I/O	Description
Power supply	VCC, VSS	I	Applicable as follows: VCC = 3.0 to 5.5 V, VSS = 0 V
Analog power supply	AVCC, AVSS	I	Power supply for the A/D converter. AVCC and AVSS should be connected to VCC and VSS, respectively
Connecting pins for decoupling capacitor	VDC0, VDC1	—	A decoupling capacitor for internal voltage should be connected between VDC0 and VDC1
Reset input	RESET	I	The MCU is reset when this pin is driven low
CNVSS	CNVSS	I	This pin should be connected to VSS via a resistor
Debug port	NSD	I/O	This pin is to communicate with a debugger. It should be connected to VCC via a resistor of 1 to 4.7 k $\Omega$
Main clock input	XIN	I	Input/output for the main clock oscillator. A crystal, or a ceramic resonator should be connected between pins XIN and XOUT. An external clock should be input at the XIN while leaving the XOUT open
Main clock output	XOUT	O	
Sub clock input	XCIN	I	Input/output for the sub clock oscillator. A crystal oscillator should be connected between pins XCIN and XCOU. An external clock should be input at the XCIN while leaving the XCOU open
Sub clock output	XCOU	O	
Clock output	CLKOUT	O	Output of the clock with the same frequency as low speed clocks, f8, or f32
External interrupt input	INT0 to INT8	I	Input for external interrupts
NMI input	P8_5/ $\overline{\text{NMI}}$	I	Input for NMI
Key input interrupt	KI0 to KI3	I	Input for the key input interrupt

**Table 1.9 Pin Definitions and Functions (2/3)**

Function	Symbol	I/O	Description
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	I/O	I/O ports in CMOS. Each port can be programmed to input or output under the control of the direction register. Pull-up resistors are selected for the following 4-pin units: Pi_0 to Pi_3 and Pi_4 to Pi_7 (i = 0 to 15); however, they are enabled only for the input pins
Input port	P14_1	I	Input port in CMOS. Pull-up resistors are selectable for P14_1 and P14_3
Timer A	TA0OUT to TA4OUT	I/O	Timers A0 to A4 input/output
	TA0IN to TA4IN	I	Timers A0 to A4 input
Timer B	TB0IN to TB5IN	I	Timers B0 to B5 input
Three-phase motor control timer output	U, $\bar{U}$ , V, $\bar{V}$ , W, $\bar{W}$	O	Three-phase motor control timer output
Serial interface	$\overline{CTS0}$ to $\overline{CTS4}$	I	Handshake input
	$\overline{RTS0}$ to $\overline{RTS4}$	O	Handshake output
	CLK0 to CLK4	I/O	Transmit/receive clock input/output
	RXD0 to RXD4	I	Serial data input
	TXD0 to TXD4	O	Serial data output
I <sup>2</sup> C-bus (simplified)	SDA0 to SDA2	I/O	Serial data input/output
	SCL0 to SCL2	I/O	Transmit/receive clock input/output
Serial interface special functions	STXD0 to STXD2	O	Serial data output in slave mode
	SRXD0 to SRXD2	I	Serial data input in slave mode
	$\overline{SS0}$ to $\overline{SS2}$	I	Input to control serial interface special functions

**Table 1.10 Pin Definitions and Functions (3/3)**

Function	Symbol	I/O	Description
A/D converter	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7	I	Analog input for the A/D converter
	ADTRG	I	External trigger input for the A/D converter
	ANEX0	I/O	Expanded analog input for the A/D converter and output in external op-amp connection mode
	ANEX1	I	Expanded analog input for the A/D converter
D/A converter	DA0, DA1	O	Output for the D/A converter
Reference voltage input	VREF	I	Reference voltage input for the A/D converter and D/A converter
Intelligent I/O	IIO0_0 to IIO0_7	I/O	Input/output for Intelligent I/O group 0. Either input capture or output compare is selectable
	IIO1_0 to IIO1_7	I/O	Input/output for Intelligent I/O group 1. Either input capture or output compare is selectable
	IIO2_0 to IIO2_7	I/O	Input/output for Intelligent I/O group 2. Either input capture or output compare is selectable
	IIO3_0 to IIO3_7	I/O	Input/output for Intelligent I/O group 3. Either input capture or output compare is selectable
	UD0A, UD1A, UD0B, UD1B	I	Input for the two-phase encoder
Serial bus interface	SSO0 to SSO2	I/O	Serial data output. Functions as serial data input/output in 4-wire serial bus mode
	SSI0 to SSI2	I/O	Serial data input. Functions as serial data input/output in 4-wire serial bus mode
	SSCK0 to SSCK2	I/O	Transmit/receive clock input/output
	SCS0 to SCS2	I/O	Input/output to control the synchronous serial interface
LIN module	LIN0_0OUT to LIN0_3OUT	O	Transmit data output for the LIN communications
	LIN0_0IN to LIN0_3IN	I	Receive data input for the LIN communications
	LIN1_0OUT to LIN1_3OUT	O	Transmit data output for the LIN communications
	LIN1_0IN to LIN1_3IN	I	Receive data input for the LIN communications
CAN module	CAN0IN to CAN2IN	I	Receive data input for the CAN communications
	CAN0OUT to CAN2OUT	O	Transmit data output for the CAN communications
	CAN0WU to CAN2WU	I	Input for the CAN wake-up interrupt

## 2. Central Processing Unit (CPU)

The CPU contains the registers shown below. There are two register banks each consisting of registers R2R0, R3R1, R6R4, R7R5, A0 to A3, SB, and FB.




Figure 2.1 CPU Registers



## 2.1 General Purpose Registers

### 2.1.1 Data Registers (R2R0, R3R1, R6R4, and R7R5)

These 32-bit registers are primarily used for transfers and arithmetic/logic operations.

Each of the registers can be divided into upper and lower 16-bit registers, e.g. R2R0 can be divided into R2 and R0, R3R1 can be divided into R3 and R1, etc.

Moreover, data registers R2R0 and R3R1 can be divided into four 8-bit data registers: upper (R2H and R3H), mid-upper (R2L and R3L), mid-lower (R0H and R1H), and lower (R0L and R1L).

### 2.1.2 Address Registers (A0, A1, A2, and A3)

These 32-bit registers have functions similar to data registers. They are also used for address register indirect addressing and address register relative addressing.

### 2.1.3 Static Base Register (SB)

This 32-bit register is used for SB relative addressing.

### 2.1.4 Frame Base Register (FB)

This 32-bit register is used for FB relative addressing.

### 2.1.5 Program Counter (PC)

This 32-bit counter indicates the address of the instruction to be executed next.

### 2.1.6 Interrupt Vector Table Base Register (INTB)

This 32-bit register indicates the start address of a relocatable vector table.

### 2.1.7 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Two types of 32-bit stack pointers (SPs) are provided: user stack pointer (USP) and interrupt stack pointer (ISP).

Use the stack pointer select flag (U flag) to select either the user stack pointer (USP) or the interrupt stack pointer (ISP). The U flag is bit 7 in the flag register (FLG). Refer to 2.1.8 "Flag Register (FLG)" for details.

To minimize the overhead of interrupt sequence due to less memory access, set the user stack pointer (USP) or the interrupt stack pointer (ISP) to a multiple of 4.

### 2.1.8 Flag Register (FLG)

This 32-bit register indicates the CPU status.

#### 2.1.8.1 Carry Flag (C flag)

This flag retains a carry, borrow, or shifted-out bit generated by the arithmetic logic unit (ALU).

#### 2.1.8.2 Debug Flag (D flag)

This flag is only for debugging. Only set this bit to 0.

#### 2.1.8.3 Zero Flag (Z flag)

This flag becomes 1 when the result of an operation is 0; otherwise it is 0.

#### 2.1.8.4 Sign Flag (S flag)

This flag becomes 1 when the result of an operation is a negative value; otherwise it is 0.

### 2.1.8.5 Register Bank Select Flag (B flag)

This flag selects a register bank. It indicates 0 when register bank 0 is selected, and 1 when register bank 1 is selected.

### 2.1.8.6 Overflow Flag (O flag)

This flag becomes 1 when the result of an operation overflows; otherwise it is 0.

### 2.1.8.7 Interrupt Enable Flag (I flag)

This flag enables maskable interrupts. To disable maskable interrupts, set this flag to 0. To enable them, set this flag to 1. When an interrupt is accepted, the flag becomes 0.

### 2.1.8.8 Stack Pointer Select Flag (U flag)

To select the interrupt stack pointer (ISP), set this flag to 0. To select the user stack pointer (USP), set this flag to 1.

It becomes 0 when a hardware interrupt is accepted or when an INT instruction designated by a software interrupt number from 0 to 127 is executed.

### 2.1.8.9 Floating-point Underflow Flag (FU flag)

This flag becomes 1 when an underflow occurs in a floating-point operation; otherwise it is 0. It also becomes 1 when the operand contains invalid numbers (subnormal numbers).

### 2.1.8.10 Floating-point Overflow Flag (FO flag)

This flag becomes 1 when an overflow occurs in a floating-point operation; otherwise it is 0. It also becomes 1 when the operand contains invalid numbers (subnormal numbers).

### 2.1.8.11 Processor Interrupt Priority Level (IPL)

The processor interrupt priority level (IPL), consisting of 3 bits, selects a processor interrupt priority level from level 0 to 7. An interrupt is enabled when the interrupt request level is higher than the selected IPL.

When the processor interrupt priority level (IPL) is set to 111b (level 7), all interrupts are disabled.

### 2.1.8.12 Fixed-point Radix Point Designation Bit (DP bit)

This bit designates the radix point. It also specifies which portion of the fixed-point multiplication result to extract. It is used for the MULX instruction.

### 2.1.8.13 Floating-point Rounding Mode (RND)

The 2-bit floating-point rounding mode selects a rounding mode for floating-point calculation results.

### 2.1.8.14 Reserved

Only set this bit to 0. The read value is undefined.

## 2.2 Fast Interrupt Registers

The following three registers are provided to minimize the overhead of the interrupt sequence. Refer to 10.4 “Fast Interrupt” for details.

### 2.2.1 Save Flag Register (SVF)

This 32-bit register is used to save the flag register when a fast interrupt occurs.

### 2.2.2 Save PC Register (SVP)

This 32-bit register is used to save the program counter when a fast interrupt occurs.

### 2.2.3 Vector Register (VCT)

This 32-bit register is used to indicate a jump address when a fast interrupt occurs.

## 2.3 DMAC-associated Registers

There are seven types of DMAC-associated registers. Refer to 12. “DMAC” for details.

### 2.3.1 DMA Mode Registers (DMD0, DMD1, DMD2, and DMD3)

These 32-bit registers are used to set DMA transfer mode, bit rate, etc.

### 2.3.2 DMA Terminal Count Registers (DCT0, DCT1, DCT2, and DCT3)

These 24-bit registers are used to set the number of DMA transfers.

### 2.3.3 DMA Terminal Count Reload Registers (DCR0, DCR1, DCR2, and DCR3)

These 24-bit registers are used to set the reloaded values for DMA terminal count registers.

### 2.3.4 DMA Source Address Registers (DSA0, DSA1, DSA2, and DSA3)

These 32-bit registers are used to set DMA source addresses.

### 2.3.5 DMA Source Address Reload Registers (DSR0, DSR1, DSR2, and DSR3)

These 32-bit registers are used to set the reloaded values for DMA source address registers.

### 2.3.6 DMA Destination Address Registers (DDA0, DDA1, DDA2, and DDA3)

These 32-bit registers are used to set DMA destination addresses.

### 2.3.7 DMA Destination Address Reload Registers (DDR0, DDR1, DDR2, and DDR3)

These 32-bit registers are used to set reloaded values for DMA destination address registers.

### 3. Memory

Figure 3.1 shows the memory map of the R32C/152 Group.


The R32C/152 Group provides a 4-Gbyte address space from 00000000h to FFFFFFFFh.

The internal ROM is mapped from address FFFFFFFFh in the inferior direction. For example, the 1-Mbyte internal ROM is mapped from FFF00000h to FFFFFFFFh.

The fixed interrupt vector table contains the start address of interrupt handlers and is mapped from FFFFFFFDCh to FFFFFFFFh.

The internal RAM is mapped from address 00000400h in the superior direction. For example, the 48-Kbyte internal RAM is mapped from 00000400h to 0000C3FFh. Besides being used for data storage, the internal RAM functions as a stack(s) for subroutine calls and/or interrupt handlers.

Special function registers (SFRs), which are control registers for peripheral functions, are mapped from 00000000h to 000003FFh, and from 00040000h to 0004FFFFh. Unoccupied SFR locations are reserved, and no access is allowed.



**Figure 3.1 Memory Map**

## 4. Special Function Registers (SFRs)

SFRs are memory-mapped peripheral registers that control the operation of peripherals. Table 4.1 SFR List (1) to Table 4.73 SFR List (73) list the SFR details.

**Table 4.1 SFR List (1)**

Address	Register	Symbol	Reset Value
000000h			
000001h			
000002h			
000003h			
000004h	Clock Control Register	CCR	0001 1000b
000005h			
000006h	Flash Memory Control Register	FMCR	0000 0001b
000007h	Protect Release Register	PRR	00h
000008h			
000009h			
00000Ah			
00000Bh			
00000Ch			
00000Dh			
00000Eh			
00000Fh			
000010h			
000011h			
000012h			
000013h			
000014h			
000015h			
000016h			
000017h			
000018h			
000019h			
00001Ah			
00001Bh			
00001Ch	Flash Memory Rewrite Bus Control Register	FEBC	0000h
00001Dh			
00001Eh	Peripheral Bus Control Register	PBC	0504h
00001Fh			
000020h to 00005Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.2 SFR List (2)**

Address	Register	Symbol	Reset Value
000060h			
000061h	Timer B5 Interrupt Control Register	TB5IC	XXXX X000b
000062h			
000063h	UART2 Receive/ACK Interrupt Control Register	S2RIC	XXXX X000b
000064h			
000065h			
000066h			
000067h			
000068h	DMA0 Transfer Complete Interrupt Control Register	DM0IC	XXXX X000b
000069h	UART0 START Condition/STOP Condition Detection Interrupt Control Register	BCN0IC	XXXX X000b
00006Ah	DMA2 Transfer Complete Interrupt Control Register	DM2IC	XXXX X000b
00006Bh	A/D Converter 0 Convert Completion Interrupt Control Register	AD0IC	XXXX X000b
00006Ch	Timer A0 Interrupt Control Register	TA0IC	XXXX X000b
00006Dh	Intelligent I/O Interrupt Control Register 0	IIO0IC	XXXX X000b
00006Eh	Timer A2 Interrupt Control Register	TA2IC	XXXX X000b
00006Fh	Intelligent I/O Interrupt Control Register 2	IIO2IC	XXXX X000b
000070h	Timer A4 Interrupt Control Register	TA4IC	XXXX X000b
000071h	Intelligent I/O Interrupt Control Register 4	IIO4IC	XXXX X000b
000072h	UART0 Receive/ACK Interrupt Control Register	S0RIC	XXXX X000b
000073h	Intelligent I/O Interrupt Control Register 6	IIO6IC	XXXX X000b
000074h	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X000b
000075h	Intelligent I/O Interrupt Control Register 8	IIO8IC	XXXX X000b
000076h	Timer B1 Interrupt Control Register	TB1IC	XXXX X000b
000077h	Intelligent I/O Interrupt Control Register 10	IIO10IC	XXXX X000b
000078h	Timer B3 Interrupt Control Register	TB3IC	XXXX X000b
000079h			
00007Ah	INT5 Interrupt Control Register	INT5IC	XX00 X000b
00007Bh	CAN0 Wake-up Interrupt Control Register	C0WIC	XXXX X000b
00007Ch	INT3 Interrupt Control Register	INT3IC	XX00 X000b
00007Dh	CAN2 Wake-up Interrupt Control Register	C2WIC	XXXX X000b
00007Eh	INT1 Interrupt Control Register	INT1IC	XX00 X000b
00007Fh	LIN0 Low Detection Interrupt Control Register	L0LDIC	XXXX X000b
000080h			
000081h	UART2 Transmit/NACK Interrupt Control Register	S2TIC	XXXX X000b
000082h			
000083h			
000084h			
000085h			
000086h			
000087h	UART2 START Condition/STOP Condition Detection Interrupt Control Register	BCN2IC	XXXX X000b

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.3 SFR List (3)**

Address	Register	Symbol	Reset Value
000088h	DMA1 Transfer Complete Interrupt Control Register	DM1IC	XXXX X000b
000089h	UART1 START Condition/STOP Condition Detection Interrupt Control Register	BCN1IC	XXXX X000b
00008Ah	DMA3 Transfer Complete Interrupt Control Register	DM3IC	XXXX X000b
00008Bh	Key Input Interrupt Control Register	KUPIC	XXXX X000b
00008Ch	Timer A1 Interrupt Control Register	TA1IC	XXXX X000b
00008Dh	Intelligent I/O Interrupt Control Register 1	IIO1IC	XXXX X000b
00008Eh	Timer A3 Interrupt Control Register	TA3IC	XXXX X000b
00008Fh	Intelligent I/O Interrupt Control Register 3	IIO3IC	XXXX X000b
000090h	UART0 Transmit/NACK Interrupt Control Register	S0TIC	XXXX X000b
000091h	Intelligent I/O Interrupt Control Register 5	IIO5IC	XXXX X000b
000092h	UART1 Transmit/NACK Interrupt Control Register	S1TIC	XXXX X000b
000093h	Intelligent I/O Interrupt Control Register 7	IIO7IC	XXXX X000b
000094h	Timer B0 Interrupt Control Register	TB0IC	XXXX X000b
000095h	Intelligent I/O Interrupt Control Register 9	IIO9IC	XXXX X000b
000096h	Timer B2 Interrupt Control Register	TB2IC	XXXX X000b
000097h	Intelligent I/O Interrupt Control Register 11	IIO11IC	XXXX X000b
000098h	Timer B4 Interrupt Control Register	TB4IC	XXXX X000b
000099h			
00009Ah	INT4 Interrupt Control Register	INT4IC	XX00 X000b
00009Bh	CAN1 Wake-up Interrupt Control Register	C1WIC	XXXX X000b
00009Ch	INT2 Interrupt Control Register	INT2IC	XX00 X000b
00009Dh			
00009Eh	INT0 Interrupt Control Register	INT0IC	XX00 X000b
00009Fh	LIN1 Low Detection Interrupt Control Register	L1LDIC	XXXX X000b
0000A0h	Intelligent I/O Interrupt Request Register 0	IIO0IR	0000 0XX1b
0000A1h	Intelligent I/O Interrupt Request Register 1	IIO1IR	0000 0XX1b
0000A2h	Intelligent I/O Interrupt Request Register 2	IIO2IR	0000 0X01b
0000A3h	Intelligent I/O Interrupt Request Register 3	IIO3IR	0000 XXX1b
0000A4h	Intelligent I/O Interrupt Request Register 4	IIO4IR	000X XXX1b
0000A5h	Intelligent I/O Interrupt Request Register 5	IIO5IR	0000 XXX1b
0000A6h	Intelligent I/O Interrupt Request Register 6	IIO6IR	0000 XXX1b
0000A7h	Intelligent I/O Interrupt Request Register 7	IIO7IR	000X XXX1b
0000A8h	Intelligent I/O Interrupt Request Register 8	IIO8IR	000X XXX1b
0000A9h	Intelligent I/O Interrupt Request Register 9	IIO9IR	0X00 XXX1b
0000AAh	Intelligent I/O Interrupt Request Register 10	IIO10IR	0X00 XXX1b
0000ABh	Intelligent I/O Interrupt Request Register 11	IIO11IR	0X0X XXX1b
0000ACh			
0000ADh			
0000AEh			
0000AFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.4 SFR List (4)**

Address	Register	Symbol	Reset Value
0000B0h	Intelligent I/O Interrupt Enable Register 0	IIO0IE	00h
0000B1h	Intelligent I/O Interrupt Enable Register 1	IIO1IE	00h
0000B2h	Intelligent I/O Interrupt Enable Register 2	IIO2IE	00h
0000B3h	Intelligent I/O Interrupt Enable Register 3	IIO3IE	00h
0000B4h	Intelligent I/O Interrupt Enable Register 4	IIO4IE	00h
0000B5h	Intelligent I/O Interrupt Enable Register 5	IIO5IE	00h
0000B6h	Intelligent I/O Interrupt Enable Register 6	IIO6IE	00h
0000B7h	Intelligent I/O Interrupt Enable Register 7	IIO7IE	00h
0000B8h	Intelligent I/O Interrupt Enable Register 8	IIO8IE	00h
0000B9h	Intelligent I/O Interrupt Enable Register 9	IIO9IE	00h
0000BAh	Intelligent I/O Interrupt Enable Register 10	IIO10IE	00h
0000BBh	Intelligent I/O Interrupt Enable Register 11	IIO11IE	00h
0000BCh			
0000BDh			
0000BEh			
0000BFh			
0000C0h	Serial Bus Interface 0 Interrupt Control Register	SS0IC	XXXX X000b
0000C1h	CAN0 Transmit Interrupt Control Register	C0TIC	XXXX X000b
0000C2h	Serial Bus Interface 2 Interrupt Control Register	SS2IC	XXXX X000b
0000C3h	CAN0 Error Interrupt Control Register	C0EIC	XXXX X000b
0000C4h			
0000C5h	CAN1 Receive Interrupt Control Register	C1RIC	XXXX X000b
0000C6h			
0000C7h	CAN2 Transmit Interrupt Control Register	C2TIC	XXXX X000b
0000C8h			
0000C9h	CAN2 Error Interrupt Control Register	C2EIC	XXXX X000b
0000CAh			
0000CBh			
0000CCh			
0000CDh			
0000CEh			
0000CFh			
0000D0h	CAN0 Transmit FIFO Interrupt Control Register	C0FTIC	XXXX X000b
0000D1h			
0000D2h	CAN1 Transmit FIFO Interrupt Control Register	C1FTIC	XXXX X000b
0000D3h			
0000D4h	CAN2 Transmit FIFO Interrupt Control Register	C2FTIC	XXXX X000b
0000D5h	LIN0_0 Interrupt Control Register	L0_0IC	XXXX X000b
0000D6h			
0000D7h	LIN0_2 Interrupt Control Register	L0_2IC	XXXX X000b
0000D8h	E <sup>2</sup> dataFlash Interrupt Control Register	E2FIC	XXXX X000b
0000D9h	LIN1_0 Interrupt Control Register	L1_0IC	XXXX X000b
0000DAh			
0000DBh	LIN1_2 Interrupt Control Register	L1_2IC	XXXX X000b
0000DCh			
0000DDh	UART3 Transmit Interrupt Control Register	S3TIC	XXXX X000b
0000DEh	INT7 Interrupt Control Register	INT7IC	XX00 X000b
0000DFh	UART4 Transmit Interrupt Control Register	S4TIC	XXXX X000b

X: Undefined

Blanks are reserved. No access is allowed.



**Table 4.5 SFR List (5)**

Address	Register	Symbol	Reset Value
0000E0h	Serial Bus Interface 1 Interrupt Control Register	SS1IC	XXXX X000b
0000E1h	CAN0 Receive Interrupt Control Register	C0RIC	XXXX X000b
0000E2h			
0000E3h	CAN1 Transmit Interrupt Control Register	C1TIC	XXXX X000b
0000E4h			
0000E5h	CAN1 Error Interrupt Control Register	C1EIC	XXXX X000b
0000E6h			
0000E7h	CAN2 Receive Interrupt Control Register	C2RIC	XXXX X000b
0000E8h			
0000E9h			
0000EAh			
0000EBh			
0000ECh			
0000EDh			
0000EEh			
0000EFh			
0000F0h	CAN0 Receive FIFO Interrupt Control Register	C0FRIC	XXXX X000b
0000F1h			
0000F2h	CAN1 Receive FIFO Interrupt Control Register	C1FRIC	XXXX X000b
0000F3h			
0000F4h	CAN2 Receive FIFO Interrupt Control Register	C2FRIC	XXXX X000b
0000F5h	LIN0_1 Interrupt Control Register	L0_1IC	XXXX X000b
0000F6h			
0000F7h	LIN0_3 Interrupt Control Register	L0_3IC	XXXX X000b
0000F8h			
0000F9h	LIN1_1 Interrupt Control Register	L1_1IC	XXXX X000b
0000FAh			
0000FBh	LIN1_3 Interrupt Control Register	L1_3IC	XXXX X000b
0000FCh	INT8 Interrupt Control Register	INT8IC	XX00 X000b
0000FDh	UART3 Receive Interrupt Control Register	S3RIC	XXXX X000b
0000FEh	INT6 Interrupt Control Register	INT6IC	XX00 X000b
0000FFh	UART4 Receive Interrupt Control Register	S4RIC	XXXX X000b
000100h	Group 1 Time Measurement/Waveform Generation Register 0	G1TM0/G1PO0	XXXXh
000101h			
000102h	Group 1 Time Measurement/Waveform Generation Register 1	G1TM1/G1PO1	XXXXh
000103h			
000104h	Group 1 Time Measurement/Waveform Generation Register 2	G1TM2/G1PO2	XXXXh
000105h			
000106h	Group 1 Time Measurement/Waveform Generation Register 3	G1TM3/G1PO3	XXXXh
000107h			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.6 SFR List (6)**

Address	Register	Symbol	Reset Value
000108h	Group 1 Time Measurement/Waveform Generation Register 4	G1TM4/G1PO4	XXXXh
000109h			
00010Ah	Group 1 Time Measurement/Waveform Generation Register 5	G1TM5/G1PO5	XXXXh
00010Bh			
00010Ch	Group 1 Time Measurement/Waveform Generation Register 6	G1TM6/G1PO6	XXXXh
00010Dh			
00010Eh	Group 1 Time Measurement/Waveform Generation Register 7	G1TM7/G1PO7	XXXXh
00010Fh			
000110h	Group 1 Waveform Generation Control Register 0	G1POCR0	0000 X000b
000111h	Group 1 Waveform Generation Control Register 1	G1POCR1	0X00 X000b
000112h	Group 1 Waveform Generation Control Register 2	G1POCR2	0X00 X000b
000113h	Group 1 Waveform Generation Control Register 3	G1POCR3	0X00 X000b
000114h	Group 1 Waveform Generation Control Register 4	G1POCR4	0X00 X000b
000115h	Group 1 Waveform Generation Control Register 5	G1POCR5	0X00 X000b
000116h	Group 1 Waveform Generation Control Register 6	G1POCR6	0X00 X000b
000117h	Group 1 Waveform Generation Control Register 7	G1POCR7	0X00 X000b
000118h	Group 1 Time Measurement Control Register 0	G1TMCR0	00h
000119h	Group 1 Time Measurement Control Register 1	G1TMCR1	00h
00011Ah	Group 1 Time Measurement Control Register 2	G1TMCR2	00h
00011Bh	Group 1 Time Measurement Control Register 3	G1TMCR3	00h
00011Ch	Group 1 Time Measurement Control Register 4	G1TMCR4	00h
00011Dh	Group 1 Time Measurement Control Register 5	G1TMCR5	00h
00011Eh	Group 1 Time Measurement Control Register 6	G1TMCR6	00h
00011Fh	Group 1 Time Measurement Control Register 7	G1TMCR7	00h
000120h	Group 1 Base Timer Register	G1BT	XXXXh
000121h			
000122h	Group 1 Base Timer Control Register 0	G1BCR0	0000 0000b
000123h	Group 1 Base Timer Control Register 1	G1BCR1	0000 0000b
000124h	Group 1 Time Measurement Prescaler Register 6	G1TPR6	00h
000125h	Group 1 Time Measurement Prescaler Register 7	G1TPR7	00h
000126h	Group 1 Function Enable Register	G1FE	00h
000127h	Group 1 Function Select Register	G1FS	00h
000128h			
000129h			
00012Ah			
00012Bh			
00012Ch			
00012Dh			
00012Eh			
00012Fh			
000130h to 00013Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.7 SFR List (7)**

Address	Register	Symbol	Reset Value
000140h	Group 2 Time Measurement/Waveform Generation Register 0	G2TM0/G2PO0	XXXXh
000141h			
000142h	Group 2 Time Measurement/Waveform Generation Register 1	G2TM1/G2PO1	XXXXh
000143h			
000144h	Group 2 Time Measurement/Waveform Generation Register 2	G2TM2/G2PO2	XXXXh
000145h			
000146h	Group 2 Time Measurement/Waveform Generation Register 3	G2TM3/G2PO3	XXXXh
000147h			
000148h	Group 2 Time Measurement/Waveform Generation Register 4	G2TM4/G2PO4	XXXXh
000149h			
00014Ah	Group 2 Time Measurement/Waveform Generation Register 5	G2TM5/G2PO5	XXXXh
00014Bh			
00014Ch	Group 2 Time Measurement/Waveform Generation Register 6	G2TM6/G2PO6	XXXXh
00014Dh			
00014Eh	Group 2 Time Measurement/Waveform Generation Register 7	G2TM7/G2PO7	XXXXh
00014Fh			
000150h	Group 2 Waveform Generation Control Register 0	G2POCR0	0000 X000b
000151h	Group 2 Waveform Generation Control Register 1	G2POCR1	0X00 X000b
000152h	Group 2 Waveform Generation Control Register 2	G2POCR2	0X00 X000b
000153h	Group 2 Waveform Generation Control Register 3	G2POCR3	0X00 X000b
000154h	Group 2 Waveform Generation Control Register 4	G2POCR4	0X00 X000b
000155h	Group 2 Waveform Generation Control Register 5	G2POCR5	0X00 X000b
000156h	Group 2 Waveform Generation Control Register 6	G2POCR6	0X00 X000b
000157h	Group 2 Waveform Generation Control Register 7	G2POCR7	0X00 X000b
000158h	Group 2 Time Measurement Control Register 0	G2TMCR0	00h
000159h	Group 2 Time Measurement Control Register 1	G2TMCR1	00h
00015Ah	Group 2 Time Measurement Control Register 2	G2TMCR2	00h
00015Bh	Group 2 Time Measurement Control Register 3	G2TMCR3	00h
00015Ch	Group 2 Time Measurement Control Register 4	G2TMCR4	00h
00015Dh	Group 2 Time Measurement Control Register 5	G2TMCR5	00h
00015Eh	Group 2 Time Measurement Control Register 6	G2TMCR6	00h
00015Fh	Group 2 Time Measurement Control Register 7	G2TMCR7	00h
000160h	Group 2 Base Timer Register	G2BT	XXXXh
000161h			
000162h	Group 2 Base Timer Control Register 0	G2BCR0	0000 0000b
000163h	Group 2 Base Timer Control Register 1	G2BCR1	0000 0000b
000164h	Group 2 Time Measurement Prescaler Register 6	G2TPR6	00h
000165h	Group 2 Time Measurement Prescaler Register 7	G2TPR7	00h
000166h	Group 2 Function Enable Register	G2FE	00h
000167h	Group 2 Function Select Register	G2FS	00h
000168h			
000169h			
00016Ah			
00016Bh			
00016Ch			
00016Dh			
00016Eh			
00016Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.8 SFR List (8)**

Address	Register	Symbol	Reset Value
000170h			
000171h			
000172h			
000173h			
000174h			
000175h			
000176h			
000177h			
000178h			
000179h			
00017Ah			
00017Bh			
00017Ch			
00017Dh			
00017Eh			
00017Fh			
000180h	Group 0 Time Measurement/Waveform Generation Register 0	G0TM0/G0PO0	XXXXh
000181h			
000182h	Group 0 Time Measurement/Waveform Generation Register 1	G0TM1/G0PO1	XXXXh
000183h			
000184h	Group 0 Time Measurement/Waveform Generation Register 2	G0TM2/G0PO2	XXXXh
000185h			
000186h	Group 0 Time Measurement/Waveform Generation Register 3	G0TM3/G0PO3	XXXXh
000187h			
000188h	Group 0 Time Measurement/Waveform Generation Register 4	G0TM4/G0PO4	XXXXh
000189h			
00018Ah	Group 0 Time Measurement/Waveform Generation Register 5	G0TM5/G0PO5	XXXXh
00018Bh			
00018Ch	Group 0 Time Measurement/Waveform Generation Register 6	G0TM6/G0PO6	XXXXh
00018Dh			
00018Eh	Group 0 Time Measurement/Waveform Generation Register 7	G0TM7/G0PO7	XXXXh
00018Fh			
000190h	Group 0 Waveform Generation Control Register 0	G0POCR0	0000 X000b
000191h	Group 0 Waveform Generation Control Register 1	G0POCR1	0X00 X000b
000192h	Group 0 Waveform Generation Control Register 2	G0POCR2	0X00 X000b
000193h	Group 0 Waveform Generation Control Register 3	G0POCR3	0X00 X000b
000194h	Group 0 Waveform Generation Control Register 4	G0POCR4	0X00 X000b
000195h	Group 0 Waveform Generation Control Register 5	G0POCR5	0X00 X000b
000196h	Group 0 Waveform Generation Control Register 6	G0POCR6	0X00 X000b
000197h	Group 0 Waveform Generation Control Register 7	G0POCR7	0X00 X000b
000198h	Group 0 Time Measurement Control Register 0	G0TMCR0	00h
000199h	Group 0 Time Measurement Control Register 1	G0TMCR1	00h
00019Ah	Group 0 Time Measurement Control Register 2	G0TMCR2	00h
00019Bh	Group 0 Time Measurement Control Register 3	G0TMCR3	00h
00019Ch	Group 0 Time Measurement Control Register 4	G0TMCR4	00h
00019Dh	Group 0 Time Measurement Control Register 5	G0TMCR5	00h
00019Eh	Group 0 Time Measurement Control Register 6	G0TMCR6	00h
00019Fh	Group 0 Time Measurement Control Register 7	G0TMCR7	00h

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.9 SFR List (9)**

Address	Register	Symbol	Reset Value
0001A0h	Group 0 Base Timer Register	G0BT	XXXXh
0001A1h			
0001A2h	Group 0 Base Timer Control Register 0	G0BCR0	0000 0000b
0001A3h	Group 0 Base Timer Control Register 1	G0BCR1	0000 0000b
0001A4h	Group 0 Time Measurement Prescaler Register 6	G0TPR6	00h
0001A5h	Group 0 Time Measurement Prescaler Register 7	G0TPR7	00h
0001A6h	Group 0 Function Enable Register	G0FE	00h
0001A7h	Group 0 Function Select Register	G0FS	00h
0001A8h			
0001A9h			
0001AAh			
0001ABh			
0001ACh			
0001ADh			
0001AEh			
0001AFh			
0001B0h			
0001B1h			
0001B2h			
0001B3h			
0001B4h			
0001B5h			
0001B6h			
0001B7h			
0001B8h			
0001B9h			
0001BAh			
0001BBh			
0001BCh			
0001BDh			
0001BEh			
0001BFh			
0001C0h			
0001C1h			
0001C2h			
0001C3h			
0001C4h			
0001C5h			
0001C6h			
0001C7h			
0001C8h			
0001C9h			
0001CAh			
0001CBh			
0001CCh			
0001CDh			
0001CEh			
0001CFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.10 SFR List (10)**

Address	Register	Symbol	Reset Value
0001D0h			
0001D1h			
0001D2h			
0001D3h			
0001D4h			
0001D5h			
0001D6h			
0001D7h			
0001D8h			
0001D9h			
0001DAh			
0001DBh			
0001DCh			
0001DDh			
0001DEh			
0001DFh			
0001E0h	UART3 Transmit/Receive Mode Register	U3MR	00h
0001E1h	UART3 Bit Rate Register	U3BRG	XXh
0001E2h	UART3 Transmit Buffer Register	U3TB	XXXXh
0001E3h			
0001E4h	UART3 Transmit/Receive Control Register 0	U3C0	00X0 1000b
0001E5h	UART3 Transmit/Receive Control Register 1	U3C1	XXXX 0010b
0001E6h	UART3 Receive Buffer Register	U3RB	XXXXh
0001E7h			
0001E8h	UART4 Transmit/Receive Mode Register	U4MR	00h
0001E9h	UART4 Bit Rate Register	U4BRG	XXh
0001EAh	UART4 Transmit Buffer Register	U4TB	XXXXh
0001EBh			
0001ECh	UART4 Transmit/Receive Control Register 0	U4C0	00X0 1000b
0001EDh	UART4 Transmit/Receive Control Register 1	U4C1	XXXX 0010b
0001EEh	UART4 Receive Buffer Register	U4RB	XXXXh
0001EFh			
0001F0h	UART3, UART4 Transmit/Receive Control Register 2	U34CON	X000 0000b
0001F1h			
0001F2h			
0001F3h			
0001F4h			
0001F5h			
0001F6h			
0001F7h			
0001F8h			
0001F9h			
0001FAh			
0001FBh			
0001FCh			
0001FDh			
0001FEh			
0001FFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.11 SFR List (11)**

Address	Register	Symbol	Reset Value
000200h	Group0 Phase Shift Waveform Output Mode Clock Division Setting Register	G0SDR	00h
000201h	Group0 Phase Shift Waveform Output Mode Control Register	G0PSCR	00h
000202h	Group1 Phase Shift Waveform Output Mode Clock Division Setting Register	G1SDR	00h
000203h	Group1 Phase Shift Waveform Output Mode Control Register	G1PSCR	00h
000204h	Group2 Phase Shift Waveform Output Mode Clock Division Setting Register	G2SDR	00h
000205h	Group2 Phase Shift Waveform Output Mode Control Register	G2PSCR	00h
000206h	Group3 Phase Shift Waveform Output Mode Clock Division Setting Register	G3SDR	00h
000207h	Group3 Phase Shift Waveform Output Mode Control Register	G3PSCR	00h
000208h	Timer B Event Clock Select Register	TBECKS	0000 0000b
000209h			
00020Ah			
00020Bh			
00020Ch			
00020Dh			
00020Eh			
00020Fh			
000210h	II00_7 Digital Debounce Register	IC07DDR	FFh
000211h	II01_7 Digital Debounce Register	IC17DDR	FFh
000212h	II02_7 Digital Debounce Register	IC27DDR	FFh
000213h	II03_7 Digital Debounce Register	IC37DDR	FFh
000214h			
000215h			
000216h			
000217h			
000218h			
000219h			
00021Ah			
00021Bh			
00021Ch			
00021Dh			
00021Eh			
00021Fh			
000220h	Timer A1 Mirror Register	TA1M	XXXXh
000221h			
000222h	Timer A1-1 Mirror Register	TA11M	XXXXh
000223h			
000224h	Timer A2 Mirror Register	TA2M	XXXXh
000225h			
000226h	Timer A2-1 Mirror Register	TA21M	XXXXh
000227h			
000228h	Timer A4 Mirror Register	TA4M	XXXXh
000229h			
00022Ah	Timer A4-1 Mirror Register	TA41M	XXXXh
00022Bh			
00022Ch			
00022Dh			
00022Eh			
00022Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.12 SFR List (12)**

Address	Register	Symbol	Reset Value
000230h to 00023F			
000240h 000241h	Group 3 Time Measurement/Waveform Generation Register 0	G3TM0/G3PO0	XXXXh
000242h 000243h	Group 3 Time Measurement/Waveform Generation Register 1	G3TM1/G3PO1	XXXXh
000244h 000245h	Group 3 Time Measurement/Waveform Generation Register 2	G3TM2/G3PO2	XXXXh
000246h 000247h	Group 3 Time Measurement/Waveform Generation Register 3	G3TM3/G3PO3	XXXXh
000248h 000249h	Group 3 Time Measurement/Waveform Generation Register 4	G3TM4/G3PO4	XXXXh
00024Ah 00024Bh	Group 3 Time Measurement/Waveform Generation Register 5	G3TM5/G3PO5	XXXXh
00024Ch 00024Dh	Group 3 Time Measurement/Waveform Generation Register 6	G3TM6/G3PO6	XXXXh
00024Eh 00024Fh	Group 3 Time Measurement/Waveform Generation Register 7	G3TM7/G3PO7	XXXXh
000250h	Group 3 Waveform Generation Control Register 0	G3POCR0	0000 X000b
000251h	Group 3 Waveform Generation Control Register 1	G3POCR1	0X00 X000b
000252h	Group 3 Waveform Generation Control Register 2	G3POCR2	0X00 X000b
000253h	Group 3 Waveform Generation Control Register 3	G3POCR3	0X00 X000b
000254h	Group 3 Waveform Generation Control Register 4	G3POCR4	0X00 X000b
000255h	Group 3 Waveform Generation Control Register 5	G3POCR5	0X00 X000b
000256h	Group 3 Waveform Generation Control Register 6	G3POCR6	0X00 X000b
000257h	Group 3 Waveform Generation Control Register 7	G3POCR7	0X00 X000b
000258h	Group 3 Time Measurement Control Register 0	G3TMCR0	00h
000259h	Group 3 Time Measurement Control Register 1	G3TMCR1	00h
00025Ah	Group 3 Time Measurement Control Register 2	G3TMCR2	00h
00025Bh	Group 3 Time Measurement Control Register 3	G3TMCR3	00h
00025Ch	Group 3 Time Measurement Control Register 4	G3TMCR4	00h
00025Dh	Group 3 Time Measurement Control Register 5	G3TMCR5	00h
00025Eh	Group 3 Time Measurement Control Register 6	G3TMCR6	00h
00025Fh	Group 3 Time Measurement Control Register 7	G3TMCR7	00h
000260h 000261h	Group 3 Base Timer Register	G3BT	XXXXh
000262h	Group 3 Base Timer Control Register 0	G3BCR0	0000 0000b
000263h	Group 3 Base Timer Control Register 1	G3BCR1	0000 0000b
000264h	Group 3 Time Measurement Prescaler Register 6	G3TPR6	00h
000265h	Group 3 Time Measurement Prescaler Register 7	G3TPR7	00h
000266h	Group 3 Function Enable Register	G3FE	00h
000267h	Group 3 Function Select Register	G3FS	00h
000268h			
000269h			
00026Ah			
00026Bh			
00026Ch			
00026Dh			
00026Eh			
00026Fh			

X: Undefined

Blanks are reserved. No access is allowed.



**Table 4.13 SFR List (13)**

Address	Register	Symbol	Reset Value
000270h to 0002BFh			
0002C0h 0002C1h	X0 Register/Y0 Register	X0R/Y0R	XXXXh
0002C2h 0002C3h	X1 Register/Y1 Register	X1R/Y1R	XXXXh
0002C4h 0002C5h	X2 Register/Y2 Register	X2R/Y2R	XXXXh
0002C6h 0002C7h	X3 Register/Y3 Register	X3R/Y3R	XXXXh
0002C8h 0002C9h	X4 Register/Y4 Register	X4R/Y4R	XXXXh
0002CAh 0002CBh	X5 Register/Y5 Register	X5R/Y5R	XXXXh
0002CCh 0002CDh	X6 Register/Y6 Register	X6R/Y6R	XXXXh
0002CEh 0002CFh	X7 Register/Y7 Register	X7R/Y7R	XXXXh
0002D0h 0002D1h	X8 Register/Y8 Register	X8R/Y8R	XXXXh
0002D2h 0002D3h	X9 Register/Y9 Register	X9R/Y9R	XXXXh
0002D4h 0002D5h	X10 Register/Y10 Register	X10R/Y10R	XXXXh
0002D6h 0002D7h	X11 Register/Y11 Register	X11R/Y11R	XXXXh
0002D8h 0002D9h	X12 Register/Y12 Register	X12R/Y12R	XXXXh
0002DAh 0002DBh	X13 Register/Y13 Register	X13R/Y13R	XXXXh
0002DCh 0002DDh	X14 Register/Y14 Register	X14R/Y14R	XXXXh
0002DEh 0002DFh	X15 Register/Y15 Register	X15R/Y15R	XXXXh
0002E0h	X-Y Control Register	XYC	XXXX XX00b
0002E1h			
0002E2h			
0002E3h			
0002E4h	UART1 Special Mode Register 4	U1SMR4	00h
0002E5h	UART1 Special Mode Register 3	U1SMR3	00h
0002E6h	UART1 Special Mode Register 2	U1SMR2	00h
0002E7h	UART1 Special Mode Register	U1SMR	00h
0002E8h	UART1 Transmit/Receive Mode Register	U1MR	00h
0002E9h	UART1 Bit Rate Register	U1BRG	XXh
0002EAh 0002EBh	UART1 Transmit Buffer Register	U1TB	XXXXh
0002ECh	UART1 Transmit/Receive Control Register 0	U1C0	0000 1000b
0002EDh	UART1 Transmit/Receive Control Register 1	U1C1	0000 0010b
0002EEh 0002EFh	UART1 Receive Buffer Register	U1RB	XXXXh

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.14 SFR List (14)**

Address	Register	Symbol	Reset Value
0002F0h			
0002F1h			
0002F2h			
0002F3h			
0002F4h			
0002F5h			
0002F6h			
0002F7h			
0002F8h			
0002F9h			
0002FAh			
0002FBh			
0002FCh			
0002FDh			
0002FEh			
0002FFh			
000300h	Count Start Register for Timers B3, B4, and B5	TBSR	000X XXXXb
000301h			
000302h	Timer A1-1 Register	TA11	XXXXh
000303h			
000304h	Timer A2-1 Register	TA21	XXXXh
000305h			
000306h	Timer A4-1 Register	TA41	XXXXh
000307h			
000308h	Three-phase PWM Control Register 0	INVC0	00h
000309h	Three-phase PWM Control Register 1	INVC1	00h
00030Ah	Three-phase Output Buffer Register 0	IDB0	XX11 1111b
00030Bh	Three-phase Output Buffer Register 1	IDB1	XX11 1111b
00030Ch	Dead Time Timer	DTT	XXh
00030Dh	Timer B2 Interrupt Generating Frequency Set Counter	ICTB2	XXh
00030Eh			
00030Fh			
000310h	Timer B3 Register	TB3	XXXXh
000311h			
000312h	Timer B4 Register	TB4	XXXXh
000313h			
000314h	Timer B5 Register	TB5	XXXXh
000315h			
000316h			
000317h			
000318h			
000319h			
00031Ah			
00031Bh	Timer B3 Mode Register	TB3MR	00XX 0000b
00031Ch	Timer B4 Mode Register	TB4MR	00XX 0000b
00031Dh	Timer B5 Mode Register	TB5MR	00XX 0000b
00031Eh			
00031Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.15 SFR List (15)**

Address	Register	Symbol	Reset Value
000320h			
000321h			
000322h			
000323h			
000324h			
000325h			
000326h			
000327h			
000328h			
000329h			
00032Ah			
00032Bh			
00032Ch			
00032Dh			
00032Eh			
00032Fh			
000330h			
000331h			
000332h			
000333h			
000334h	UART2 Special Mode Register 4	U2SMR4	00h
000335h	UART2 Special Mode Register 3	U2SMR3	00h
000336h	UART2 Special Mode Register 2	U2SMR2	00h
000337h	UART2 Special Mode Register	U2SMR	00h
000338h	UART2 Transmit/Receive Mode Register	U2MR	00h
000339h	UART2 Bit Rate Register	U2BRG	XXh
00033Ah	UART2 Transmit Buffer Register	U2TB	XXXXh
00033Bh			
00033Ch	UART2 Transmit/Receive Control Register 0	U2C0	0000 1000b
00033Dh	UART2 Transmit/Receive Control Register 1	U2C1	0000 0010b
00033Eh	UART2 Receive Buffer Register	U2RB	XXXXh
00033Fh			
000340h	Count Start Register	TABSR	0000 0000b
000341h	Clock Prescaler Reset Register	CPSRF	0XXX XXXXb
000342h	One-shot Start Register	ONSF	0000 0000b
000343h	Trigger Select Register	TRGSR	0000 0000b
000344h	Increment/Decrement Select Register	UDF	0000 0000b
000345h			
000346h	Timer A0 Register	TA0	XXXXh
000347h			
000348h	Timer A1 Register	TA1	XXXXh
000349h			
00034Ah	Timer A2 Register	TA2	XXXXh
00034Bh			
00034Ch	Timer A3 Register	TA3	XXXXh
00034Dh			
00034Eh	Timer A4 Register	TA4	XXXXh
00034Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.16 SFR List (16)**

Address	Register	Symbol	Reset Value
000350h	Timer B0 Register	TB0	XXXXh
000351h			
000352h	Timer B1 Register	TB1	XXXXh
000353h			
000354h	Timer B2 Register	TB2	XXXXh
000355h			
000356h	Timer A0 Mode Register	TA0MR	0000 0000b
000357h	Timer A1 Mode Register	TA1MR	0000 0000b
000358h	Timer A2 Mode Register	TA2MR	0000 0000b
000359h	Timer A3 Mode Register	TA3MR	0000 0000b
00035Ah	Timer A4 Mode Register	TA4MR	0000 0000b
00035Bh	Timer B0 Mode Register	TB0MR	00XX 0000b
00035Ch	Timer B1 Mode Register	TB1MR	00XX 0000b
00035Dh	Timer B2 Mode Register	TB2MR	00XX 0000b
00035Eh	Timer B2 Special Mode Register	TB2SC	XXXX XXX0b
00035Fh	Count Source Prescaler Register	TCSPR	0000 0000b
000360h			
000361h			
000362h			
000363h			
000364h	UART0 Special Mode Register 4	U0SMR4	00h
000365h	UART0 Special Mode Register 3	U0SMR3	00h
000366h	UART0 Special Mode Register 2	U0SMR2	00h
000367h	UART0 Special Mode Register	U0SMR	00h
000368h	UART0 Transmit/Receive Mode Register	U0MR	00h
000369h	UART0 Bit Rate Register	U0BRG	XXh
00036Ah	UART0 Transmit Buffer Register	U0TB	XXXXh
00036Bh			
00036Ch	UART0 Transmit/Receive Control Register 0	U0C0	0000 1000b
00036Dh	UART0 Transmit/Receive Control Register 1	U0C1	0000 0010b
00036Eh	UART0 Receive Buffer Register	U0RB	XXXXh
00036Fh			
000370h			
000371h			
000372h			
000373h			
000374h			
000375h			
000376h			
000377h			
000378h			
000379h			
00037Ah			
00037Bh			
00037Ch	CRC Data Register	CRCD	XXXXh
00037Dh			
00037Eh	CRC Input Register	CRCIN	XXh
00037Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.17 SFR List (17)**

Address	Register	Symbol	Reset Value
000380h	A/D0 Register 0	AD00	00XXh
000381h			
000382h	A/D0 Register 1	AD01	00XXh
000383h			
000384h	A/D0 Register 2	AD02	00XXh
000385h			
000386h	A/D0 Register 3	AD03	00XXh
000387h			
000388h	A/D0 Register 4	AD04	00XXh
000389h			
00038Ah	A/D0 Register 5	AD05	00XXh
00038Bh			
00038Ch	A/D0 Register 6	AD06	00XXh
00038Dh			
00038Eh	A/D0 Register 7	AD07	00XXh
00038Fh			
000390h			
000391h			
000392h	A/D0 Control Register 4	AD0CON4	XXXX 00XXb
000393h	A/D0 Control Register 5	AD0CON5	00h
000394h	A/D0 Control Register 2	AD0CON2	X00X X000b
000395h	A/D0 Control Register 3	AD0CON3	XXXX X000b
000396h	A/D0 Control Register 0	AD0CON0	00h
000397h	A/D0 Control Register 1	AD0CON1	00h
000398h	D/A Register 0	DA0	XXh
000399h			
00039Ah	D/A Register 1	DA1	XXh
00039Bh			
00039Ch	D/A Control Register	DACON	XXXX XX00b
00039Dh			
00039Eh			
00039Fh			
0003A0h			
0003A1h			
0003A2h			
0003A3h			
0003A4h			
0003A5h			
0003A6h			
0003A7h			
0003A8h			
0003A9h			
0003AAh			
0003ABh			
0003ACh			
0003ADh			
0003AEh			
0003AFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.18 SFR List (18)**

Address	Register	Symbol	Reset Value
0003B0h			
0003B1h			
0003B2h			
0003B3h			
0003B4h			
0003B5h			
0003B6h			
0003B7h			
0003B8h			
0003B9h			
0003BAh			
0003BBh			
0003BCh			
0003BDh			
0003BEh			
0003BFh			
0003C0h	Port P0 Register	P0	XXh
0003C1h	Port P1 Register	P1	XXh
0003C2h	Port P0 Direction Register	PD0	0000 0000b
0003C3h	Port P1 Direction Register	PD1	0000 0000b
0003C4h	Port P2 Register	P2	XXh
0003C5h	Port P3 Register	P3	XXh
0003C6h	Port P2 Direction Register	PD2	0000 0000b
0003C7h	Port P3 Direction Register	PD3	0000 0000b
0003C8h	Port P4 Register	P4	XXh
0003C9h	Port P5 Register	P5	XXh
0003CAh	Port P4 Direction Register	PD4	0000 0000b
0003CBh	Port P5 Direction Register	PD5	0000 0000b
0003CCh	Port P6 Register	P6	XXh
0003CDh	Port P7 Register	P7	XXh
0003CEh	Port P6 Direction Register	PD6	0000 0000b
0003CFh	Port P7 Direction Register	PD7	0000 0000b
0003D0h	Port P8 Register	P8	XXh
0003D1h	Port P9 Register	P9	XXh
0003D2h	Port P8 Direction Register	PD8	00X0 0000b
0003D3h	Port P9 Direction Register	PD9	0000 0000b
0003D4h	Port P10 Register	P10	XXh
0003D5h	Port P11 Register	P11	XXh
0003D6h	Port P10 Direction Register	PD10	0000 0000b
0003D7h	Port P11 Direction Register	PD11	XXX0 0000b
0003D8h	Port P12 Register	P12	XXh
0003D9h	Port P13 Register	P13	XXh
0003DAh	Port P12 Direction Register	PD12	0000 0000b
0003DBh	Port P13 Direction Register	PD13	0000 0000b
0003DCh	Port P14 Register	P14	XXh
0003DDh	Port P15 Register	P15	XXh
0003DEh	Port P14 Direction Register	PD14	X000 0X0Xb
0003DFh	Port P15 Direction Register	PD15	0000 0000b

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.19 SFR List (19)**

Address	Register	Symbol	Reset Value
0003E0h			
0003E1h			
0003E2h			
0003E3h			
0003E4h			
0003E5h			
0003E6h			
0003E7h			
0003E8h			
0003E9h			
0003EAh			
0003EBh			
0003ECh			
0003EDh			
0003EEh			
0003EFh			
0003F0h	Pull-up Control Register 0	PUR0	0000 0000b
0003F1h	Pull-up Control Register 1	PUR1	XXXX 0000b
0003F2h	Pull-up Control Register 2	PUR2	0000 0000b
0003F3h	Pull-up Control Register 3	PUR3	0000 0000b
0003F4h	Pull-up Control Register 4	PUR4	XXXX 0000b
0003F5h			
0003F6h			
0003F7h			
0003F8h			
0003F9h			
0003FAh			
0003FBh			
0003FCh			
0003FDh			
0003FEh			
0003FFh	Port Control Register	PCR	XXXX XXX0b

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.20 SFR List (20)**

Address	Register	Symbol	Reset Value
040000h	Flash Memory Control Register 0	FMR0	0X01 XX00b
040001h	Flash Memory Status Register 0	FMSR0	1000 0000b
040002h			
040003h			
040004h			
040005h			
040006h			
040007h			
040008h	Flash Register Protection Unlock Register 0	FPR0	00h
040009h	Flash Memory Control Register 1	FMR1	0000 0010b
04000Ah	Block Protect Bit Monitor Register 0	FBPM0	??X? ???b (1)
04000Bh	Block Protect Bit Monitor Register 1	FBPM1	XXX? ???b (1)
04000Ch			
04000Dh			
04000Eh			
04000Fh			
040010h			
040011h	Block Protect Bit Monitor Register 2	FBPM2	???? ???b (1)
040012h			
040013h			
040014h			
040015h			
040016h			
040017h			
040018h			
040019h			
04001Ah			
04001Bh			
04001Ch			
04001Dh			
04001Eh			
04001Fh			
040020h	PLL Control Register 0	PLC0	0000 0001b
040021h	PLL Control Register 1	PLC1	0001 1111b
040022h			
040023h			
040024h	PLL Status Register	PLS	1XXX XX00b
040025h			
040026h			
040027h			
040028h			
040029h			
04002Ah			
04002Bh			
04002Ch			
04002Dh			
04002Eh			
04002Fh			

X: Undefined

Blanks are reserved. No access is allowed.

Note:

1. The reset value reflects the value of the protect bit for each block in the flash memory.



**Table 4.21 SFR List (21)**

Address	Register	Symbol	Reset Value
040030h to 04003Fh			
040040h			
040041h			
040042h			
040043h			
040044h	Processor Mode Register 0	PM0	1000 0000b
040045h			
040046h	System Clock Control Register 0	CM0	0000 1000b
040047h	System Clock Control Register 1	CM1	0010 0000b
040048h	Processor Mode Register 3	PM3	00h
040049h			
04004Ah	Protect Register	PRCR	XXXX X000b
04004Bh			
04004Ch	Protect Register 3	PRCR3	0000 0000b
04004Dh	Oscillator Stop Detection Register	CM2	00h
04004Eh			
04004Fh			
040050h			
040051h			
040052h			
040053h	Processor Mode Register 2	PM2	00h
040054h			
040055h			
040056h			
040057h			
040058h			
040059h			
04005Ah	Low Speed Mode Clock Control Register	CM3	XXXX XX00b
04005Bh			
04005Ch			
04005Dh			
04005Eh			
04005Fh			
040060h	Voltage Regulator Control Register	VRCR	0000 0000b
040061h			
040062h	Low Voltage Detector Control Register	LVDC	0000 XX00b
040063h			
040064h	Detection Voltage Configuration Register	DVCR	0000 XXXXb
040065h			
040066h			
040067h			
040068h to 040093h			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.22 SFR List (22)**

Address	Register	Symbol	Reset Value
040094h			
040095h			
040096h			
040097h	Three-phase Output Buffer Control Register	IOBC	0XXX XX0Xb
040098h	Input Function Select Register 0	IFS0	0000 0000b
040099h	Input Function Select Register 1	IFS1	XXX0 X0X0b
04009Ah	Input Function Select Register 2	IFS2	0000 0000b
04009Bh			
04009Ch			
04009Dh	Input Function Select Register 5	IFS5	XXX0 0000b
04009Eh	Input Function Select Register 6	IFS6	XXXX 0000b
04009Fh	Input Function Select Register 7	IFS7	XXXX XXX0b
0400A0h	Port P0_0 Function Select Register	P0_0S	0XXX X000b
0400A1h	Port P1_0 Function Select Register	P1_0S	0XXX X000b
0400A2h	Port P0_1 Function Select Register	P0_1S	0XXX X000b
0400A3h	Port P1_1 Function Select Register	P1_1S	0XXX X000b
0400A4h	Port P0_2 Function Select Register	P0_2S	0XXX X000b
0400A5h	Port P1_2 Function Select Register	P1_2S	0XXX X000b
0400A6h	Port P0_3 Function Select Register	P0_3S	0XXX X000b
0400A7h	Port P1_3 Function Select Register	P1_3S	0XXX X000b
0400A8h	Port P0_4 Function Select Register	P0_4S	0XXX X000b
0400A9h	Port P1_4 Function Select Register	P1_4S	0XXX X000b
0400AAh	Port P0_5 Function Select Register	P0_5S	0XXX X000b
0400ABh	Port P1_5 Function Select Register	P1_5S	0XXX X000b
0400ACh	Port P0_6 Function Select Register	P0_6S	0XXX X000b
0400ADh	Port P1_6 Function Select Register	P1_6S	0XXX X000b
0400AEh	Port P0_7 Function Select Register	P0_7S	0XXX X000b
0400AFh	Port P1_7 Function Select Register	P1_7S	0XXX X000b
0400B0h	Port P2_0 Function Select Register	P2_0S	0XXX X000b
0400B1h	Port P3_0 Function Select Register	P3_0S	XXXX X000b
0400B2h	Port P2_1 Function Select Register	P2_1S	0XXX X000b
0400B3h	Port P3_1 Function Select Register	P3_1S	XXXX X000b
0400B4h	Port P2_2 Function Select Register	P2_2S	0XXX X000b
0400B5h	Port P3_2 Function Select Register	P3_2S	XXXX X000b
0400B6h	Port P2_3 Function Select Register	P2_3S	0XXX X000b
0400B7h	Port P3_3 Function Select Register	P3_3S	XXXX X000b
0400B8h	Port P2_4 Function Select Register	P2_4S	0XXX X000b
0400B9h	Port P3_4 Function Select Register	P3_4S	XXXX X000b
0400BAh	Port P2_5 Function Select Register	P2_5S	0XXX X000b
0400BBh	Port P3_5 Function Select Register	P3_5S	XXXX X000b
0400BCh	Port P2_6 Function Select Register	P2_6S	0XXX X000b
0400BDh	Port P3_6 Function Select Register	P3_6S	XXXX X000b
0400BEh	Port P2_7 Function Select Register	P2_7S	0XXX X000b
0400BFh	Port P3_7 Function Select Register	P3_7S	XXXX X000b

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.23 SFR List (23)**

Address	Register	Symbol	Reset Value
0400C0h	Port P4_0 Function Select Register	P4_0S	XXXX X000b
0400C1h	Port P5_0 Function Select Register	P5_0S	XXXX X000b
0400C2h	Port P4_1 Function Select Register	P4_1S	XXXX X000b
0400C3h	Port P5_1 Function Select Register	P5_1S	XXXX X000b
0400C4h	Port P4_2 Function Select Register	P4_2S	XXXX X000b
0400C5h	Port P5_2 Function Select Register	P5_2S	XXXX X000b
0400C6h	Port P4_3 Function Select Register	P4_3S	XXXX X000b
0400C7h	Port P5_3 Function Select Register	P5_3S	XXXX X000b
0400C8h	Port P4_4 Function Select Register	P4_4S	XXXX X000b
0400C9h	Port P5_4 Function Select Register	P5_4S	XXXX X000b
0400CAh	Port P4_5 Function Select Register	P4_5S	XXXX X000b
0400CBh	Port P5_5 Function Select Register	P5_5S	XXXX X000b
0400CCh	Port P4_6 Function Select Register	P4_6S	XXXX X000b
0400CDh	Port P5_6 Function Select Register	P5_6S	XXXX X000b
0400CEh	Port P4_7 Function Select Register	P4_7S	XXXX X000b
0400CFh	Port P5_7 Function Select Register	P5_7S	XXXX X000b
0400D0h	Port P6_0 Function Select Register	P6_0S	XXXX X000b
0400D1h	Port P7_0 Function Select Register	P7_0S	XXXX X000b
0400D2h	Port P6_1 Function Select Register	P6_1S	XXXX X000b
0400D3h	Port P7_1 Function Select Register	P7_1S	XXXX X000b
0400D4h	Port P6_2 Function Select Register	P6_2S	XXXX X000b
0400D5h	Port P7_2 Function Select Register	P7_2S	XXXX X000b
0400D6h	Port P6_3 Function Select Register	P6_3S	XXXX X000b
0400D7h	Port P7_3 Function Select Register	P7_3S	XXXX X000b
0400D8h	Port P6_4 Function Select Register	P6_4S	XXXX X000b
0400D9h	Port P7_4 Function Select Register	P7_4S	XXXX X000b
0400DAh	Port P6_5 Function Select Register	P6_5S	XXXX X000b
0400DBh	Port P7_5 Function Select Register	P7_5S	XXXX X000b
0400DCh	Port P6_6 Function Select Register	P6_6S	XXXX X000b
0400DDh	Port P7_6 Function Select Register	P7_6S	XXXX X000b
0400DEh	Port P6_7 Function Select Register	P6_7S	XXXX X000b
0400DFh	Port P7_7 Function Select Register	P7_7S	XXXX X000b
0400E0h	Port P8_0 Function Select Register	P8_0S	XXXX X000b
0400E1h	Port P9_0 Function Select Register	P9_0S	XXXX X000b
0400E2h	Port P8_1 Function Select Register	P8_1S	XXXX X000b
0400E3h	Port P9_1 Function Select Register	P9_1S	XXXX X000b
0400E4h	Port P8_2 Function Select Register	P8_2S	XXXX X000b
0400E5h	Port P9_2 Function Select Register	P9_2S	XXXX X000b
0400E6h	Port P8_3 Function Select Register	P8_3S	XXXX X000b
0400E7h	Port P9_3 Function Select Register	P9_3S	0XXX X000b
0400E8h	Port P8_4 Function Select Register	P8_4S	XXXX X000b
0400E9h	Port P9_4 Function Select Register	P9_4S	0XXX X000b
0400EAh			
0400EBh	Port P9_5 Function Select Register	P9_5S	0XXX X000b
0400ECh	Port P8_6 Function Select Register	P8_6S	XXXX X000b
0400EDh	Port P9_6 Function Select Register	P9_6S	0XXX X000b
0400EEh	Port P8_7 Function Select Register	P8_7S	XXXX X000b
0400EFh	Port P9_7 Function Select Register	P9_7S	XXXX X000b

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.24 SFR List (24)**

Address	Register	Symbol	Reset Value
0400F0h	Port P10_0 Function Select Register	P10_0S	0XXX X000b
0400F1h	Port P11_0 Function Select Register	P11_0S	XXXX X000b
0400F2h	Port P10_1 Function Select Register	P10_1S	0XXX X000b
0400F3h	Port P11_1 Function Select Register	P11_1S	XXXX X000b
0400F4h	Port P10_2 Function Select Register	P10_2S	0XXX X000b
0400F5h	Port P11_2 Function Select Register	P11_2S	XXXX X000b
0400F6h	Port P10_3 Function Select Register	P10_3S	0XXX X000b
0400F7h	Port P11_3 Function Select Register	P11_3S	XXXX X000b
0400F8h	Port P10_4 Function Select Register	P10_4S	0XXX X000b
0400F9h	Port P11_4 Function Select Register	P11_4S	XXXX X000b
0400FAh	Port P10_5 Function Select Register	P10_5S	0XXX X000b
0400FBh			
0400FCh	Port P10_6 Function Select Register	P10_6S	0XXX X000b
0400FDh			
0400FEh	Port P10_7 Function Select Register	P10_7S	0XXX X000b
0400FFh			
040100h	Port P12_0 Function Select Register	P12_0S	XXXX X000b
040101h	Port P13_0 Function Select Register	P13_0S	XXXX X000b
040102h	Port P12_1 Function Select Register	P12_1S	XXXX X000b
040103h	Port P13_1 Function Select Register	P13_1S	XXXX X000b
040104h	Port P12_2 Function Select Register	P12_2S	XXXX X000b
040105h	Port P13_2 Function Select Register	P13_2S	XXXX X000b
040106h	Port P12_3 Function Select Register	P12_3S	XXXX X000b
040107h	Port P13_3 Function Select Register	P13_3S	XXXX X000b
040108h	Port P12_4 Function Select Register	P12_4S	XXXX X000b
040109h	Port P13_4 Function Select Register	P13_4S	XXXX X000b
04010Ah	Port P12_5 Function Select Register	P12_5S	XXXX X000b
04010Bh	Port P13_5 Function Select Register	P13_5S	XXXX X000b
04010Ch	Port P12_6 Function Select Register	P12_6S	XXXX X000b
04010Dh	Port P13_6 Function Select Register	P13_6S	XXXX X000b
04010Eh	Port P12_7 Function Select Register	P12_7S	XXXX X000b
04010Fh	Port P13_7 Function Select Register	P13_7S	XXXX X000b
040110h			
040111h	Port P15_0 Function Select Register	P15_0S	0XXX X000b
040112h			
040113h	Port P15_1 Function Select Register	P15_1S	0XXX X000b
040114h			
040115h	Port P15_2 Function Select Register	P15_2S	0XXX X000b
040116h	Port P14_3 Function Select Register	P14_3S	XXXX X000b
040117h	Port P15_3 Function Select Register	P15_3S	0XXX X000b
040118h	Port P14_4 Function Select Register	P14_4S	XXXX X000b
040119h	Port P15_4 Function Select Register	P15_4S	0XXX X000b
04011Ah	Port P14_5 Function Select Register	P14_5S	XXXX X000b
04011Bh	Port P15_5 Function Select Register	P15_5S	0XXX X000b
04011Ch	Port P14_6 Function Select Register	P14_6S	XXXX X000b
04011Dh	Port P15_6 Function Select Register	P15_6S	0XXX X000b
04011Eh			
04011Fh	Port P15_7 Function Select Register	P15_7S	0XXX X000b

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.25 SFR List (25)**

Address	Register	Symbol	Reset Value
040120h to 04403Fh			
044040h			
044041h			
044042h			
044043h			
044044h			
044045h			
044046h			
044047h			
044048h			
044049h			
04404Ah			
04404Bh			
04404Ch	Protect Register 4	PRCR4	0000 0000b
04404Dh	Watchdog Timer Clock Control Register	WDK	0000 0000b
04404Eh	Watchdog Timer Start Register	WDTS	XXXX XXXXb
04404Fh	Watchdog Timer Control Register	WDC	000X XXXXb
044050h			
044051h			
044052h			
044053h			
044054h			
044055h			
044056h			
044057h			
044058h			
044059h			
04405Ah			
04405Bh			
04405Ch			
04405Dh			
04405Eh			
04405Fh	Protect Register 2	PRCR2	0XXX XXXXb

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.26 SFR List (26)**

Address	Register	Symbol	Reset Value
044060h			
044061h			
044062h			
044063h			
044064h			
044065h			
044066h			
044067h			
044068h			
044069h			
04406Ah			
04406Bh			
04406Ch			
04406Dh	External Interrupt Request Source Select Register 1	IFSR1	XXXX X000b
04406Eh			
04406Fh	External Interrupt Request Source Select Register 0	IFSR0	0000 0000b
044070h	DMA0 Request Source Select Register 2	DM0SL2	XX00 0000b
044071h	DMA1 Request Source Select Register 2	DM1SL2	XX00 0000b
044072h	DMA2 Request Source Select Register 2	DM2SL2	XX00 0000b
044073h	DMA3 Request Source Select Register 2	DM3SL2	XX00 0000b
044074h			
044075h			
044076h			
044077h			
044078h	DMA0 Request Source Select Register	DM0SL	XXX0 0000b
044079h	DMA1 Request Source Select Register	DM1SL	XXX0 0000b
04407Ah	DMA2 Request Source Select Register	DM2SL	XXX0 0000b
04407Bh	DMA3 Request Source Select Register	DM3SL	XXX0 0000b
04407Ch			
04407Dh	Wake-up IPL Setting Register 2	RIPL2	XX0X 0000b
04407Eh			
04407Fh	Wake-up IPL Setting Register 1	RIPL1	XX0X 0000b
044080h	External Interrupt Input Filter Select Register 0	INTF0	0000 0000b
044081h			
044082h	External Interrupt Input Filter Select Register 1	INTF1	0000 0000b
044083h			
044084h	External Interrupt Input Filter Select Register 2	INTF2	0000 0000b
044085h			
044086h			
044087h			
044088h	External Interrupt Input Pin Select Register	INTSR	0000 0000b
044089h			
04408Ah			
04408Bh			
04408Ch			
04408Dh			
04408Eh			
04408Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.27 SFR List (27)**

Address	Register	Symbol	Reset Value
044090h to 044DFFh			
044E00h	LIN0 Channel Window Select/Input Signal Low Detection Status Register	L0CW	0000 0000b
044E01h	LIN0 Baud Rate Generator Control Register	L0BRG	0000 0000b
044E02h	LIN0 Baud Rate Prescaler 0	L0BRP0	00h
044E03h	LIN0 Baud Rate Prescaler 1	L0BRP1	00h
044E04h	LIN0 Mode Register 0	L0MD0	0000 0000b
044E05h	LIN0 Mode Register 1	L0MD1	00h
044E06h	LIN0 Wake-up Setting Register	L0WUP	00h
044E07h			
044E08h	LIN0 Break Field Setting Register	L0BRK	0000 0000b
044E09h	LIN0 Space Setting Register	L0SPC	0000 0000b
044E0Ah	LIN0 Response Field Setting Register	L0RFC	0000 0000b
044E0Bh	LIN0 ID Buffer Register	L0IDB	00h
044E0Ch	LIN0 Status Control Register	L0SC	0000 0000b
044E0Dh	LIN0 Transmission Control Register	L0TC	0000 0000b
044E0Eh	LIN0 Status Register	L0ST	0000 0000b
044E0Fh	LIN0 Error Status Register	L0EST	0000 0000b
044E10h	LIN0 Data 1 Buffer Register	L0DB1	00h
044E11h	LIN0 Data 2 Buffer Register	L0DB2	00h
044E12h	LIN0 Data 3 Buffer Register	L0DB3	00h
044E13h	LIN0 Data 4 Buffer Register	L0DB4	00h
044E14h	LIN0 Data 5 Buffer Register	L0DB5	00h
044E15h	LIN0 Data 6 Buffer Register	L0DB6	00h
044E16h	LIN0 Data 7 Buffer Register	L0DB7	00h
044E17h	LIN0 Data 8 Buffer Register	L0DB8	00h
044E18h			
044E19h			
044E1Ah			
044E1Bh			
044E1Ch			
044E1Dh			
044E1Eh			
044E1Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.28 SFR List (28)**

Address	Register	Symbol	Reset Value
044E20h	LIN1 Channel Window Select/Input Signal Low Detection Status Register	L1CW	0000 0000b
044E21h	LIN1 Baud Rate Generator Control Register	L1BRG	0000 0000b
044E22h	LIN1 Baud Rate Prescaler 0	L10BRP0	00h
044E23h	LIN1 Baud Rate Prescaler 1	L1BRP1	00h
044E24h	LIN1 Mode Register 0	L1MD0	0000 0000b
044E25h	LIN1 Mode Register 1	L1MD1	00h
044E26h	LIN1 Wake-up Setting Register	L1WUP	00h
044E27h			
044E28h	LIN1 Break Field Setting Register	L1BRK	0000 0000b
044E29h	LIN1 Space Setting Register	L1SPC	0000 0000b
044E2Ah	LIN1 Response Field Setting Register	L1RFC	0000 0000b
044E2Bh	LIN1 ID Buffer Register	L1IDB	00h
044E2Ch	LIN1 Status Control Register	L1SC	0000 0000b
044E2Dh	LIN1 Transmission Control Register	L1TC	0000 0000b
044E2Eh	LIN1 Status Register	L1ST	0000 0000b
044E2Fh	LIN1 Error Status Register	L1EST	0000 0000b
044E30h	LIN1 Data 1 Buffer Register	L1DB1	00h
044E31h	LIN1 Data 2 Buffer Register	L1DB2	00h
044E32h	LIN1 Data 3 Buffer Register	L1DB3	00h
044E33h	LIN1 Data 4 Buffer Register	L1DB4	00h
044E34h	LIN1 Data 5 Buffer Register	L1DB5	00h
044E35h	LIN1 Data 6 Buffer Register	L1DB6	00h
044E36h	LIN1 Data 7 Buffer Register	L1DB7	00h
044E37h	LIN1 Data 8 Buffer Register	L1DB8	00h
044E38h			
044E39h			
044E3Ah			
044E3Bh			
044E3Ch			
044E3Dh			
044E3Eh			
044E3Fh			
044E40h			
044E41h			
044E42h			
044E43h			
044E44h			
044E45h			
044E46h			
044E47h			
044E48h			
044E49h			
044E4Ah			
044E4Bh			
044E4Ch			
044E4Dh			
044E4Eh			
044E4Fh			

X: Undefined

Blanks are reserved. No access is allowed.



**Table 4.29 SFR List (29)**

Address	Register	Symbol	Reset Value
044E50h to 044EFFh			
044F00h			
044F01h			
044F02h			
044F03h			
044F04h			
044F05h			
044F06h	SS0 Receive Data Register	SS0RDR	FFh
044F07h	SS0 Receive Data Register (H)	SS0RDR (H)	FFh
044F08h	SS0 Control Register H	SS0CRH	00h
044F09h	SS0 Control Register L	SS0CRL	0111 1101b
044F0Ah	SS0 Mode Register	SS0MR	0001 0000b
044F0Bh	SS0 Enable Register	SS0ER	00h
044F0Ch	SS0 Status Register	SS0SR	00h
044F0Dh	SS0 Mode Register 2	SS0MR2	00h
044F0Eh	SS0 Transmit Data Register	SS0TDR	FFh
044F0Fh	SS0 Transmit Data Register (H)	SS0TDR (H)	FFh
044F10h			
044F11h			
044F12h			
044F13h			
044F14h			
044F15h			
044F16h	SS1 Receive Data Register	SS1RDR	FFh
044F17h	SS1 Receive Data Register (H)	SS1RDR (H)	FFh
044F18h	SS1 Control Register H	SS1CRH	00h
044F19h	SS1 Control Register L	SS1CRL	0111 1101b
044F1Ah	SS1 Mode Register	SS1MR	0001 0000b
044F1Bh	SS1 Enable Register	SS1ER	00h
044F1Ch	SS1 Status Register	SS1SR	00h
044F1Dh	SS1 Mode Register 2	SS1MR2	00h
044F1Eh	SS1 Transmit Data Register	SS1TDR	FFh
044F1Fh	SS1 Transmit Data Register (H)	SS1TDR (H)	FFh
044F20h			
044F21h			
044F22h			
044F23h			
044F24h			
044F25h			
044F26h	SS2 Receive Data Register	SS2RDR	FFh
044F27h	SS2 Receive Data Register (H)	SS2RDR (H)	FFh

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.30 SFR List (30)**

Address	Register	Symbol	Reset Value
044F28h	SS2 Control Register H	SS2CRH	00h
044F29h	SS2 Control Register L	SS2CRL	0111 1101b
044F2Ah	SS2 Mode Register	SS2MR	0001 0000b
044F2Bh	SS2 Enable Register	SS2ER	00h
044F2Ch	SS2 Status Register	SS2SR	00h
044F2Dh	SS2 Mode Register 2	SS2MR2	00h
044F2Eh	SS2 Transmit Data Register	SS2TDR	FFh
044F2Fh	SS2 Transmit Data Register (H)	SS2TDR (H)	FFh
044F30h			
044F31h			
044F32h			
044F33h			
044F34h			
044F35h			
044F36h			
044F37h			
044F38h			
044F39h			
044F3Ah			
044F3Bh			
044F3Ch			
044F3Dh			
044F3Eh			
044F3Fh			
044F40h			
044F41h			
044F42h			
044F43h			
044F44h			
044F45h			
044F46h			
044F47h			
044F48h			
044F49h			
044F4Ah			
044F4Bh			
044F4Ch			
044F4Dh			
044F4Eh			
044F4Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.31 SFR List (31)**

Address	Register	Symbol	Reset Value
044F50h to 044FDFh			
044FE0h 044FE1h 044FE2h 044FE3h 044FE4h 044FE5h 044FE6h 044FE7h	E <sup>2</sup> dataFlash Address Register	E2FA	XXXX 0000h
044FE8h 044FE9h 044FEAh 044FEBh	E <sup>2</sup> dataFlash Instruction Register	E2FI	XX00h
044FEC 044FEDh 044FEEh 044FEFh	E <sup>2</sup> dataFlash Data Register	E2FD	XXXXh
044FF0h 044FF1h	E <sup>2</sup> dataFlash Mode Register	E2FM	0000 0000b
044FF2h 044FF3h	E <sup>2</sup> dataFlash Control Register	E2FC	XXXX XXX0b
044FF4h 044FF5h 044FF6h 044FF7h 044FF8h 044FF9h 044FFAh 044FFBh 044FFCh 044FFDh 044FFEh 044FFFh	E <sup>2</sup> dataFlash Status Register 1	E2FS1	XXXX XXX0b
045000h			
045001h 045002h 045003h 045004h 045005h 045006h 045007h	E <sup>2</sup> dataFlash Status Register 0	E2FS0	XXXX XXXXb
045008h to 045FFFh			
046000h to 0467FFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.32 SFR List (32)**

Address	Register	Symbol	Reset Value				
046800h to 0473FFh							
047400h 047401h 047402h 047403h 047404h	CAN2 Mailbox 0: Message Identifier	C2MB0	XXXX XXXXh				
047405h	CAN2 Mailbox 0: Data Length						
047406h 047407h 047408h 047409h 04740Ah 04740Bh 04740Ch 04740Dh	CAN2 Mailbox 0: Data Field						
04740Eh 04740Fh	CAN2 Mailbox 0: Time Stamp						
047410h 047411h 047412h 047413h 047414h	CAN2 Mailbox 1: Message Identifier			C2MB1	XXXX XXXXh		
047415h	CAN2 Mailbox 1: Data Length						
047416h 047417h 047418h 047419h 04741Ah 04741Bh 04741Ch 04741Dh	CAN2 Mailbox 1: Data Field						
04741Eh 04741Fh	CAN2 Mailbox 1: Time Stamp						
047420h 047421h 047422h 047423h 047424h	CAN2 Mailbox 2: Message Identifier					C2MB2	XXXX XXXXh
047425h	CAN2 Mailbox 2: Data Length						
047426h 047427h 047428h 047429h 04742Ah 04742Bh 04742Ch 04742Dh	CAN2 Mailbox 2: Data Field						
04742Eh 04742Fh	CAN2 Mailbox 2: Time Stamp						

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.33 SFR List (33)**

Address	Register	Symbol	Reset Value
047430h	CAN2 Mailbox 3: Message Identifier	C2MB3	XXXX XXXXh
047431h			
047432h			
047433h			
047434h			
047435h	CAN2 Mailbox 3: Data Length		XXh
047436h	CAN2 Mailbox 3: Data Field		XXXX XXXX XXXX XXXXh
047437h			
047438h			
047439h			
04743Ah			
04743Bh			
04743Ch			
04743Dh			
04743Eh	CAN2 Mailbox 3: Time Stamp		XXXXh
04743Fh			
047440h	CAN2 Mailbox 4: Message Identifier	C2MB4	XXXX XXXXh
047441h			
047442h			
047443h			
047444h			
047445h	CAN2 Mailbox 4: Data Length		XXh
047446h	CAN2 Mailbox 4: Data Field		XXXX XXXX XXXX XXXXh
047447h			
047448h			
047449h			
04744Ah			
04744Bh			
04744Ch			
04744Dh			
04744Eh	CAN2 Mailbox 4: Time Stamp		XXXXh
04744Fh			
047450h	CAN2 Mailbox 5: Message Identifier	C2MB5	XXXX XXXXh
047451h			
047452h			
047453h			
047454h			
047455h	CAN2 Mailbox 5: Data Length		XXh
047456h	CAN2 Mailbox 5: Data Field		XXXX XXXX XXXX XXXXh
047457h			
047458h			
047459h			
04745Ah			
04745Bh			
04745Ch			
04745Dh			
04745Eh	CAN2 Mailbox 5: Time Stamp		XXXXh
04745Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.34 SFR List (34)**

Address	Register	Symbol	Reset Value
047460h	CAN2 Mailbox 6: Message Identifier	C2MB6	XXXX XXXXh
047461h			
047462h			
047463h			
047464h			
047465h	CAN2 Mailbox 6: Data Length		XXh
047466h	CAN2 Mailbox 6: Data Field		XXXX XXXX XXXX XXXXh
047467h			
047468h			
047469h			
04746Ah			
04746Bh			
04746Ch			
04746Dh			
04746Eh			
04746Fh			
047470h	CAN2 Mailbox 7: Message Identifier	C2MB7	XXXX XXXXh
047471h			
047472h			
047473h			
047474h			
047475h	CAN2 Mailbox 7: Data Length		XXh
047476h	CAN2 Mailbox 7: Data Field		XXXX XXXX XXXX XXXXh
047477h			
047478h			
047479h			
04747Ah			
04747Bh			
04747Ch			
04747Dh			
04747Eh			
04747Fh			
047480h	CAN2 Mailbox 8: Message Identifier	C2MB8	XXXX XXXXh
047481h			
047482h			
047483h			
047484h			
047485h	CAN2 Mailbox 8: Data Length		XXh
047486h	CAN2 Mailbox 8: Data Field		XXXX XXXX XXXX XXXXh
047487h			
047488h			
047489h			
04748Ah			
04748Bh			
04748Ch			
04748Dh			
04748Eh			
04748Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.35 SFR List (35)**

Address	Register	Symbol	Reset Value
047490h	CAN2 Mailbox 9: Message Identifier	C2MB9	XXXX XXXXh
047491h			
047492h			
047493h			
047494h			
047495h	CAN2 Mailbox 9: Data Length		XXh
047496h	CAN2 Mailbox 9: Data Field		XXXX XXXX XXXX XXXXh
047497h			
047498h			
047499h			
04749Ah			
04749Bh			
04749Ch			
04749Dh			
04749Eh	CAN2 Mailbox 9: Time Stamp		XXXXh
04749Fh			
0474A0h	CAN2 Mailbox 10: Message Identifier	C2MB10	XXXX XXXXh
0474A1h			
0474A2h			
0474A3h			
0474A4h			
0474A5h	CAN2 Mailbox 10: Data Length		XXh
0474A6h	CAN2 Mailbox 10: Data Field		XXXX XXXX XXXX XXXXh
0474A7h			
0474A8h			
0474A9h			
0474AAh			
0474ABh			
0474ACh			
0474ADh			
0474AEh	CAN2 Mailbox 10: Time Stamp		XXXXh
0474AFh			
0474B0h	CAN2 Mailbox 11: Message Identifier	C2MB11	XXXX XXXXh
0474B1h			
0474B2h			
0474B3h			
0474B4h			
0474B5h	CAN2 Mailbox 11: Data Length		XXh
0474B6h	CAN2 Mailbox 11: Data Field		XXXX XXXX XXXX XXXXh
0474B7h			
0474B8h			
0474B9h			
0474BAh			
0474BBh			
0474BCh			
0474BDh			
0474BEh	CAN2 Mailbox 11: Time Stamp		XXXXh
0474BFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.36 SFR List (36)**

Address	Register	Symbol	Reset Value
0474C0h	CAN2 Mailbox 12: Message Identifier	C2MB12	XXXX XXXXh
0474C1h			
0474C2h			
0474C3h			
0474C4h			
0474C5h	CAN2 Mailbox 12: Data Length		XXh
0474C6h	CAN2 Mailbox 12: Data Field		XXXX XXXX XXXX XXXXh
0474C7h			
0474C8h			
0474C9h			
0474CAh			
0474CBh			
0474CCh			
0474CDh			
0474CEh			
0474CFh	CAN2 Mailbox 12: Time Stamp		XXXXh
0474D0h	CAN2 Mailbox 13: Message Identifier	C2MB13	XXXX XXXXh
0474D1h			
0474D2h			
0474D3h			
0474D4h			
0474D5h	CAN2 Mailbox 13: Data Length		XXh
0474D6h	CAN2 Mailbox 13: Data Field		XXXX XXXX XXXX XXXXh
0474D7h			
0474D8h			
0474D9h			
0474DAh			
0474DBh			
0474DCh			
0474DDh			
0474DEh			
0474DFh	CAN2 Mailbox 13: Time Stamp		XXXXh
0474E0h	CAN2 Mailbox 14: Message Identifier	C2MB14	XXXX XXXXh
0474E1h			
0474E2h			
0474E3h			
0474E4h			
0474E5h	CAN2 Mailbox 14: Data Length		XXh
0474E6h	CAN2 Mailbox 14: Data Field		XXXX XXXX XXXX XXXXh
0474E7h			
0474E8h			
0474E9h			
0474EAh			
0474EBh			
0474ECh			
0474EDh			
0474EEh			
0474EFh	CAN2 Mailbox 14: Time Stamp		XXXXh

X: Undefined

Blanks are reserved. No access is allowed.



**Table 4.37 SFR List (37)**

Address	Register	Symbol	Reset Value
0474F0h	CAN2 Mailbox 15: Message Identifier	C2MB15	XXXX XXXXh
0474F1h			
0474F2h			
0474F3h			
0474F4h			
0474F5h	CAN2 Mailbox 15: Data Length		XXh
0474F6h	CAN2 Mailbox 15: Data Field		XXXX XXXX XXXX XXXXh
0474F7h			
0474F8h			
0474F9h			
0474FAh			
0474FBh			
0474FCh			
0474FDh			
0474FEh	CAN2 Mailbox 15: Time Stamp		XXXXh
0474FFh			
047500h	CAN2 Mailbox 16: Message Identifier	C2MB16	XXXX XXXXh
047501h			
047502h			
047503h			
047504h			
047505h	CAN2 Mailbox 16: Data Length		XXh
047506h	CAN2 Mailbox 16: Data Field		XXXX XXXX XXXX XXXXh
047507h			
047508h			
047509h			
04750Ah			
04750Bh			
04750Ch			
04750Dh			
04750Eh	CAN2 Mailbox 16: Time Stamp		XXXXh
04750Fh			
047510h	CAN2 Mailbox 17: Message Identifier	C2MB17	XXXX XXXXh
047511h			
047512h			
047513h			
047514h			
047515h	CAN2 Mailbox 17: Data Length		XXh
047516h	CAN2 Mailbox 17: Data Field		XXXX XXXX XXXX XXXXh
047517h			
047518h			
047519h			
04751Ah			
04751Bh			
04751Ch			
04751Dh			
04751Eh	CAN2 Mailbox 17: Time Stamp		XXXXh
04751Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.38 SFR List (38)**

Address	Register	Symbol	Reset Value
047520h	CAN2 Mailbox 18: Message Identifier	C2MB18	XXXX XXXXh
047521h			
047522h			
047523h			
047524h			
047525h	CAN2 Mailbox 18: Data Length		XXh
047526h	CAN2 Mailbox 18: Data Field		XXXX XXXX XXXX XXXXh
047527h			
047528h			
047529h			
04752Ah			
04752Bh			
04752Ch			
04752Dh			
04752Eh	CAN2 Mailbox 18: Time Stamp		XXXXh
04752Fh			
047530h	CAN2 Mailbox 19: Message Identifier	C2MB19	XXXX XXXXh
047531h			
047532h			
047533h			
047534h			
047535h	CAN2 Mailbox 19: Data Length		XXh
047536h	CAN2 Mailbox 19: Data Field		XXXX XXXX XXXX XXXXh
047537h			
047538h			
047539h			
04753Ah			
04753Bh			
04753Ch			
04753Dh			
04753Eh	CAN2 Mailbox 19: Time Stamp		XXXXh
04753Fh			
047540h	CAN2 Mailbox 20: Message Identifier	C2MB20	XXXX XXXXh
047541h			
047542h			
047543h			
047544h			
047545h	CAN2 Mailbox 20: Data Length		XXh
047546h	CAN2 Mailbox 20: Data Field		XXXX XXXX XXXX XXXXh
047547h			
047548h			
047549h			
04754Ah			
04754Bh			
04754Ch			
04754Dh			
04754Eh	CAN2 Mailbox 20: Time Stamp		XXXXh
04754Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.39 SFR List (39)**

Address	Register	Symbol	Reset Value
047550h	CAN2 Mailbox 21: Message Identifier	C2MB21	XXXX XXXXh
047551h			
047552h			
047553h			
047554h			
047555h	CAN2 Mailbox 21: Data Length		XXh
047556h	CAN2 Mailbox 21: Data Field		XXXX XXXX XXXX XXXXh
047557h			
047558h			
047559h			
04755Ah			
04755Bh			
04755Ch			
04755Dh			
04755Eh			
04755Fh	CAN2 Mailbox 21: Time Stamp		XXXXh
047560h	CAN2 Mailbox 22: Identifier	C2MB22	XXXX XXXXh
047561h			
047562h			
047563h			
047564h			
047565h	CAN2 Mailbox 22: Data Length		XXh
047566h	CAN2 Mailbox 22: Data Field		XXXX XXXX XXXX XXXXh
047567h			
047568h			
047569h			
04756Ah			
04756Bh			
04756Ch			
04756Dh			
04756Eh			
04756Fh	CAN2 Mailbox 22: Time Stamp		XXXXh
047570h	CAN2 Mailbox 23: Message Identifier	C2MB23	XXXX XXXXh
047571h			
047572h			
047573h			
047574h			
047575h	CAN2 Mailbox 23: Data Length		XXh
047576h	CAN2 Mailbox 23: Data Field		XXXX XXXX XXXX XXXXh
047577h			
047578h			
047579h			
04757Ah			
04757Bh			
04757Ch			
04757Dh			
04757Eh			
04757Fh	CAN2 Mailbox 23: Time Stamp		XXXXh

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.40 SFR List (40)**

Address	Register	Symbol	Reset Value
047580h	CAN2 Mailbox 24: Message Identifier	C2MB24	XXXX XXXXh
047581h			
047582h			
047583h			
047584h			
047585h	CAN2 Mailbox 24: Data Length		XXh
047586h	CAN2 Mailbox 24: Data Field		XXXX XXXX XXXX XXXXh
047587h			
047588h			
047589h			
04758Ah			
04758Bh			
04758Ch			
04758Dh			
04758Eh			
04758Fh	CAN2 Mailbox 24: Time Stamp		XXXXh
047590h	CAN2 Mailbox 25: Message Identifier	C2MB25	XXXX XXXXh
047591h			
047592h			
047593h			
047594h			
047595h	CAN2 Mailbox 25: Data Length		XXh
047596h	CAN2 Mailbox 25: Data Field		XXXX XXXX XXXX XXXXh
047597h			
047598h			
047599h			
04759Ah			
04759Bh			
04759Ch			
04759Dh			
04759Eh			
04759Fh	CAN2 Mailbox 25: Time Stamp		XXXXh
0475A0h	CAN2 Mailbox 26: Message Identifier	C2MB26	XXXX XXXXh
0475A1h			
0475A2h			
0475A3h			
0475A4h			
0475A5h	CAN2 Mailbox 26: Data Length		XXh
0475A6h	CAN2 Mailbox 26: Data Field		XXXX XXXX XXXX XXXXh
0475A7h			
0475A8h			
0475A9h			
0475AAh			
0475ABh			
0475ACh			
0475ADh			
0475AEh			
0475AFh	CAN2 Mailbox 26: Time Stamp		XXXXh

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.41 SFR List (41)**

Address	Register	Symbol	Reset Value
0475B0h	CAN2 Mailbox 27: Message Identifier	C2MB27	XXXX XXXXh
0475B1h			
0475B2h			
0475B3h			
0475B4h			
0475B5h	CAN2 Mailbox 27: Data Length		XXh
0475B6h	CAN2 Mailbox 27: Data Field		XXXX XXXX XXXX XXXXh
0475B7h			
0475B8h			
0475B9h			
0475BAh			
0475BBh			
0475BCh			
0475BDh			
0475BEh	CAN2 Mailbox 27: Time Stamp		XXXXh
0475BFh			
0475C0h	CAN2 Mailbox 28: Message Identifier	C2MB28	XXXX XXXXh
0475C1h			
0475C2h			
0475C3h			
0475C4h			
0475C5h	CAN2 Mailbox 28: Data Length		XXh
0475C6h	CAN2 Mailbox 28: Data Field		XXXX XXXX XXXX XXXXh
0475C7h			
0475C8h			
0475C9h			
0475CAh			
0475CBh			
0475CCh			
0475CDh			
0475CEh	CAN2 Mailbox 28: Time Stamp		XXXXh
0475CFh			
0475D0h	CAN2 Mailbox 29: Message Identifier	C2MB29	XXXX XXXXh
0475D1h			
0475D2h			
0475D3h			
0475D4h			
0475D5h	CAN2 Mailbox 29: Data Length		XXh
0475D6h	CAN2 Mailbox 29: Data Field		XXXX XXXX XXXX XXXXh
0475D7h			
0475D8h			
0475D9h			
0475DAh			
0475DBh			
0475DCh			
0475DDh			
0475DEh	CAN2 Mailbox 29: Time Stamp		XXXXh
0475DFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.42 SFR List (42)**

Address	Register	Symbol	Reset Value
0475E0h	CAN2 Mailbox 30: Message Identifier	C2MB30	XXXX XXXXh
0475E1h			
0475E2h			
0475E3h			
0475E4h			
0475E5h	CAN2 Mailbox 30: Data Length		XXh
0475E6h	CAN2 Mailbox 30: Data Field		XXXX XXXX XXXX XXXXh
0475E7h			
0475E8h			
0475E9h			
0475EAh			
0475EBh			
0475ECh			
0475EDh			
0475EEh			
0475EFh	CAN2 Mailbox 30: Time Stamp		XXXXh
0475F0h	CAN2 Mailbox 31: Message Identifier	C2MB31	XXXX XXXXh
0475F1h			
0475F2h			
0475F3h			
0475F4h			
0475F5h	CAN2 Mailbox 31: Data Length		XXh
0475F6h	CAN2 Mailbox 31: Data Field		XXXX XXXX XXXX XXXXh
0475F7h			
0475F8h			
0475F9h			
0475FAh			
0475FBh			
0475FCh			
0475FDh			
0475FEh			
0475FFh	CAN2 Mailbox 31: Time Stamp		XXXXh
047600h	CAN2 Mask Register 0	C2MKR0	XXXX XXXXh
047601h			
047602h			
047603h			
047604h	CAN2 Mask Register 1	C2MKR1	XXXX XXXXh
047605h			
047606h			
047607h			
047608h	CAN2 Mask Register 2	C2MKR2	XXXX XXXXh
047609h			
04760Ah			
04760Bh			
04760Ch	CAN2 Mask Register 3	C2MKR3	XXXX XXXXh
04760Dh			
04760Eh			
04760Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.43 SFR List (43)**

Address	Register	Symbol	Reset Value
047610h	CAN2 Mask Register 4	C2MKR4	XXXX XXXXh
047611h			
047612h			
047613h			
047614h	CAN2 Mask Register 5	C2MKR5	XXXX XXXXh
047615h			
047616h			
047617h			
047618h	CAN2 Mask Register 6	C2MKR6	XXXX XXXXh
047619h			
04761Ah			
04761Bh			
04761Ch	CAN2 Mask Register 7	C2MKR7	XXXX XXXXh
04761Dh			
04761Eh			
04761Fh			
047620h	CAN2 FIFO Received ID Compare Register 0	C2FIDCR0	XXXX XXXXh
047621h			
047622h			
047623h			
047624h	CAN2 FIFO Received ID Compare Register 1	C2FIDCR1	XXXX XXXXh
047625h			
047626h			
047627h			
047628h	CAN2 Mask Invalid Register	C2MKIVLR	XXXX XXXXh
047629h			
04762Ah			
04762Bh			
04762Ch	CAN2 Mailbox Interrupt Enable Register	C2MIER	XXXX XXXXh
04762Dh			
04762Eh			
04762Fh			
047630h			
047631h			
047632h			
047633h			
047634h			
047635h			
047636h			
047637h			
047638h			
047639h			
04763Ah			
04763Bh			
04763Ch			
04763Dh			
04763Eh			
04763Fh			
047640h to 04771Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.44 SFR List (44)**

Address	Register	Symbol	Reset Value
047720h	CAN2 Message Control Register 0	C2MCTL0	00h
047721h	CAN2 Message Control Register 1	C2MCTL1	00h
047722h	CAN2 Message Control Register 2	C2MCTL2	00h
047723h	CAN2 Message Control Register 3	C2MCTL3	00h
047724h	CAN2 Message Control Register 4	C2MCTL4	00h
047725h	CAN2 Message Control Register 5	C2MCTL5	00h
047726h	CAN2 Message Control Register 6	C2MCTL6	00h
047727h	CAN2 Message Control Register 7	C2MCTL7	00h
047728h	CAN2 Message Control Register 8	C2MCTL8	00h
047729h	CAN2 Message Control Register 9	C2MCTL9	00h
04772Ah	CAN2 Message Control Register 10	C2MCTL10	00h
04772Bh	CAN2 Message Control Register 11	C2MCTL11	00h
04772Ch	CAN2 Message Control Register 12	C2MCTL12	00h
04772Dh	CAN2 Message Control Register 13	C2MCTL13	00h
04772Eh	CAN2 Message Control Register 14	C2MCTL14	00h
04772Fh	CAN2 Message Control Register 15	C2MCTL15	00h
047730h	CAN2 Message Control Register 16	C2MCTL16	00h
047731h	CAN2 Message Control Register 17	C2MCTL17	00h
047732h	CAN2 Message Control Register 18	C2MCTL18	00h
047733h	CAN2 Message Control Register 19	C2MCTL19	00h
047734h	CAN2 Message Control Register 20	C2MCTL20	00h
047735h	CAN2 Message Control Register 21	C2MCTL21	00h
047736h	CAN2 Message Control Register 22	C2MCTL22	00h
047737h	CAN2 Message Control Register 23	C2MCTL23	00h
047738h	CAN2 Message Control Register 24	C2MCTL24	00h
047739h	CAN2 Message Control Register 25	C2MCTL25	00h
04773Ah	CAN2 Message Control Register 26	C2MCTL26	00h
04773Bh	CAN2 Message Control Register 27	C2MCTL27	00h
04773Ch	CAN2 Message Control Register 28	C2MCTL28	00h
04773Dh	CAN2 Message Control Register 29	C2MCTL29	00h
04773Eh	CAN2 Message Control Register 30	C2MCTL30	00h
04773Fh	CAN2 Message Control Register 31	C2MCTL31	00h

X: Undefined

Blanks are reserved. No access is allowed.



**Table 4.45 SFR List (45)**

Address	Register	Symbol	Reset Value
047740h	CAN2 Control Register	C2CTLR	0000 0101b
047741h			0000 0000b
047742h	CAN2 Status Register	C2STR	0000 0101b
047743h			0000 0000b
047744h	CAN2 Bit Configuration Register	C2BCR	00 0000h
047745h			
047746h			
047747h	CAN2 Clock Select Register	C2CLKR	000X 0000b
047748h	CAN2 Receive FIFO Control Register	C2RFCR	1000 0000b
047749h	CAN2 Receive FIFO Pointer Control Register	C2RFPCR	XXh
04774Ah	CAN2 Transmit FIFO Control Register	C2TFCR	1000 0000b
04774Bh	CAN2 Transmit FIFO Pointer Control Register	C2TFPCR	XXh
04774Ch	CAN2 Error Interrupt Enable Register	C2EIER	00h
04774Dh	CAN2 Error Interrupt Factor Judge Register	C2EIFR	00h
04774Eh	CAN2 Receive Error Count Register	C2RECR	00h
04774Fh	CAN2 Transmit Error Count Register	C2TECR	00h
047750h	CAN2 Error Code Store Register	C2ECSR	00h
047751h	CAN2 Channel Search Support Register	C2CSSR	XXh
047752h	CAN2 Mailbox Search Status Register	C2MSSR	1000 0000b
047753h	CAN2 Mailbox Search Mode Register	C2MSMR	0000 0000b
047754h	CAN2 Time Stamp Register	C2TSR	0000h
047755h			
047756h	CAN2 Acceptance Filter Support Register	C2AFSR	XXXXh
047757h			
047758h	CAN2 Test Control Register	C2TCR	00h
047759h			
04775Ah			
04775Bh			
04775Ch			
04775Dh			
04775Eh			
04775Fh			
047760h to 0477FFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.46 SFR List (46)**

Address	Register	Symbol	Reset Value			
047800h	CAN1 Mailbox 0: Message Identifier	C1MB0	XXXX XXXXh			
047801h						
047802h						
047803h						
047804h						
047805h	CAN1 Mailbox 0: Data Length		XXh			
047806h	CAN1 Mailbox 0: Data Field		XXXX XXXX XXXX XXXXh			
047807h						
047808h						
047809h						
04780Ah						
04780Bh						
04780Ch						
04780Dh						
04780Eh				CAN1 Mailbox 0: Time Stamp		XXXXh
04780Fh						
047810h	CAN1 Mailbox 1: Message Identifier	C1MB1	XXXX XXXXh			
047811h						
047812h						
047813h						
047814h						
047815h	CAN1 Mailbox 1: Data Length		XXh			
047816h	CAN1 Mailbox 1: Data Field		XXXX XXXX XXXX XXXXh			
047817h						
047818h						
047819h						
04781Ah						
04781Bh						
04781Ch						
04781Dh						
04781Eh				CAN1 Mailbox 1: Time Stamp		XXXXh
04781Fh						
047820h	CAN1 Mailbox 2: Message Identifier	C1MB2	XXXX XXXXh			
047821h						
047822h						
047823h						
047824h						
047825h	CAN1 Mailbox 2: Data Length		XXh			
047826h	CAN1 Mailbox 2: Data Field		XXXX XXXX XXXX XXXXh			
047827h						
047828h						
047829h						
04782Ah						
04782Bh						
04782Ch						
04782Dh						
04782Eh				CAN1 Mailbox 2: Time Stamp		XXXXh
04782Fh						

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.47 SFR List (47)**

Address	Register	Symbol	Reset Value
047830h	CAN1 Mailbox 3: Message Identifier	C1MB3	XXXX XXXXh
047831h			
047832h			
047833h			
047834h			
047835h	CAN1 Mailbox 3: Data Length		XXh
047836h	CAN1 Mailbox 3: Data Field		XXXX XXXX XXXX XXXXh
047837h			
047838h			
047839h			
04783Ah			
04783Bh			
04783Ch			
04783Dh			
04783Eh			
04783Fh			
047840h	CAN1 Mailbox 4: Message Identifier	C1MB4	XXXX XXXXh
047841h			
047842h			
047843h			
047844h			
047845h	CAN1 Mailbox 4: Data Length		XXh
047846h	CAN1 Mailbox 4: Data Field		XXXX XXXX XXXX XXXXh
047847h			
047848h			
047849h			
04784Ah			
04784Bh			
04784Ch			
04784Dh			
04784Eh			
04784Fh			
047850h	CAN1 Mailbox 5: Message Identifier	C1MB5	XXXX XXXXh
047851h			
047852h			
047853h			
047854h			
047855h	CAN1 Mailbox 5: Data Length		XXh
047856h	CAN1 Mailbox 5: Data Field		XXXX XXXX XXXX XXXXh
047857h			
047858h			
047859h			
04785Ah			
04785Bh			
04785Ch			
04785Dh			
04785Eh			
04785Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.48 SFR List (48)**

Address	Register	Symbol	Reset Value			
047860h	CAN1 Mailbox 6: Message Identifier	C1MB6	XXXX XXXXh			
047861h						
047862h						
047863h						
047864h						
047865h	CAN1 Mailbox 6: Data Length		XXh			
047866h	CAN1 Mailbox 6: Data Field		XXXX XXXX XXXX XXXXh			
047867h						
047868h						
047869h						
04786Ah						
04786Bh						
04786Ch						
04786Dh						
04786Eh				CAN1 Mailbox 6: Time Stamp		XXXXh
04786Fh						
047870h	CAN1 Mailbox 7: Message Identifier	C1MB7	XXXX XXXXh			
047871h						
047872h						
047873h						
047874h						
047875h	CAN1 Mailbox 7: Data Length		XXh			
047876h	CAN1 Mailbox 7: Data Field		XXXX XXXX XXXX XXXXh			
047877h						
047878h						
047879h						
04787Ah						
04787Bh						
04787Ch						
04787Dh						
04787Eh				CAN1 Mailbox 7: Time Stamp		XXXXh
04787Fh						
047880h	CAN1 Mailbox 8: Message Identifier	C1MB8	XXXX XXXXh			
047881h						
047882h						
047883h						
047884h						
047885h	CAN1 Mailbox 8: Data Length		XXh			
047886h	CAN1 Mailbox 8: Data Field		XXXX XXXX XXXX XXXXh			
047887h						
047888h						
047889h						
04788Ah						
04788Bh						
04788Ch						
04788Dh						
04788Eh				CAN1 Mailbox 8: Time Stamp		XXXXh
04788Fh						

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.49 SFR List (49)**

Address	Register	Symbol	Reset Value
047890h	CAN1 Mailbox 9: Message Identifier	C1MB9	XXXX XXXXh
047891h			
047892h			
047893h			
047894h			
047895h	CAN1 Mailbox 9: Data Length		XXh
047896h	CAN1 Mailbox 9: Data Field		XXXX XXXX XXXX XXXXh
047897h			
047898h			
047899h			
04789Ah			
04789Bh			
04789Ch			
04789Dh			
04789Eh	CAN1 Mailbox 9: Time Stamp		XXXXh
04789Fh			
0478A0h	CAN1 Mailbox 10: Message Identifier	C1MB10	XXXX XXXXh
0478A1h			
0478A2h			
0478A3h			
0478A4h			
0478A5h	CAN1 Mailbox 10: Data Length		XXh
0478A6h	CAN1 Mailbox 10: Data Field		XXXX XXXX XXXX XXXXh
0478A7h			
0478A8h			
0478A9h			
0478AAh			
0478ABh			
0478ACh			
0478ADh			
0478AEh	CAN1 Mailbox 10: Time Stamp		XXXXh
0478AFh			
0478B0h	CAN1 Mailbox 11: Message Identifier	C1MB11	XXXX XXXXh
0478B1h			
0478B2h			
0478B3h			
0478B4h			
0478B5h	CAN1 Mailbox 11: Data Length		XXh
0478B6h	CAN1 Mailbox 11: Data Field		XXXX XXXX XXXX XXXXh
0478B7h			
0478B8h			
0478B9h			
0478BAh			
0478BBh			
0478BCh			
0478BDh			
0478BEh	CAN1 Mailbox 11: Time Stamp		XXXXh
0478BFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.50 SFR List (50)**

Address	Register	Symbol	Reset Value
0478C0h	CAN1 Mailbox 12: Message Identifier	C1MB12	XXXX XXXXh
0478C1h			
0478C2h			
0478C3h			
0478C4h			
0478C5h	CAN1 Mailbox 12: Data Length		XXh
0478C6h	CAN1 Mailbox 12: Data Field		XXXX XXXX XXXX XXXXh
0478C7h			
0478C8h			
0478C9h			
0478CAh			
0478CBh			
0478CCh			
0478CDh			
0478CEh	CAN1 Mailbox 12: Time Stamp		XXXXh
0478CFh			
0478D0h	CAN1 Mailbox 13: Message Identifier	C1MB13	XXXX XXXXh
0478D1h			
0478D2h			
0478D3h			
0478D4h			
0478D5h	CAN1 Mailbox 13: Data Length		XXh
0478D6h	CAN1 Mailbox 13: Data Field		XXXX XXXX XXXX XXXXh
0478D7h			
0478D8h			
0478D9h			
0478DAh			
0478DBh			
0478DCh			
0478DDh			
0478DEh	CAN1 Mailbox 13: Time Stamp		XXXXh
0478DFh			
0478E0h	CAN1 Mailbox 14: Message Identifier	C1MB14	XXXX XXXXh
0478E1h			
0478E2h			
0478E3h			
0478E4h			
0478E5h	CAN1 Mailbox 14: Data Length		XXh
0478E6h	CAN1 Mailbox 14: Data Field		XXXX XXXX XXXX XXXXh
0478E7h			
0478E8h			
0478E9h			
0478EAh			
0478EBh			
0478ECh			
0478EDh			
0478EEh	CAN1 Mailbox 14: Time Stamp		XXXXh
0478EFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.51 SFR List (51)**

Address	Register	Symbol	Reset Value
0478F0h	CAN1 Mailbox 15: Message Identifier	C1MB15	XXXX XXXXh
0478F1h			
0478F2h			
0478F3h			
0478F4h			
0478F5h	CAN1 Mailbox 15: Data Length		XXh
0478F6h	CAN1 Mailbox 15: Data Field		XXXX XXXX XXXX XXXXh
0478F7h			
0478F8h			
0478F9h			
0478FAh			
0478FBh			
0478FCh			
0478FDh			
0478FEh	CAN1 Mailbox 15: Time Stamp		XXXXh
0478FFh			
047900h	CAN1 Mailbox 16: Message Identifier	C1MB16	XXXX XXXXh
047901h			
047902h			
047903h			
047904h			
047905h	CAN1 Mailbox 16: Data Length		XXh
047906h	CAN1 Mailbox 16: Data Field		XXXX XXXX XXXX XXXXh
047907h			
047908h			
047909h			
04790Ah			
04790Bh			
04790Ch			
04790Dh			
04790Eh	CAN1 Mailbox 16: Time Stamp		XXXXh
04790Fh			
047910h	CAN1 Mailbox 17: Message Identifier	C1MB17	XXXX XXXXh
047911h			
047912h			
047913h			
047914h			
047915h	CAN1 Mailbox 17: Data Length		XXh
047916h	CAN1 Mailbox 17: Data Field		XXXX XXXX XXXX XXXXh
047917h			
047918h			
047919h			
04791Ah			
04791Bh			
04791Ch			
04791Dh			
04791Eh	CAN1 Mailbox 17: Time Stamp		XXXXh
04791Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.52 SFR List (52)**

Address	Register	Symbol	Reset Value
047920h	CAN1 Mailbox 18: Message Identifier	C1MB18	XXXX XXXXh
047921h			
047922h			
047923h			
047924h			
047925h	CAN1 Mailbox 18: Data Length		XXh
047926h	CAN1 Mailbox 18: Data Field		XXXX XXXX XXXX XXXXh
047927h			
047928h			
047929h			
04792Ah			
04792Bh			
04792Ch			
04792Dh			
04792Eh			
04792Fh			
047930h	CAN1 Mailbox 19: Message Identifier	C1MB19	XXXX XXXXh
047931h			
047932h			
047933h			
047934h			
047935h	CAN1 Mailbox 19: Data Length		XXh
047936h	CAN1 Mailbox 19: Data Field		XXXX XXXX XXXX XXXXh
047937h			
047938h			
047939h			
04793Ah			
04793Bh			
04793Ch			
04793Dh			
04793Eh			
04793Fh			
047940h	CAN1 Mailbox 20: Message Identifier	C1MB20	XXXX XXXXh
047941h			
047942h			
047943h			
047944h			
047945h	CAN1 Mailbox 20: Data Length		XXh
047946h	CAN1 Mailbox 20: Data Field		XXXX XXXX XXXX XXXXh
047947h			
047948h			
047949h			
04794Ah			
04794Bh			
04794Ch			
04794Dh			
04794Eh			
04794Fh			

X: Undefined

Blanks are reserved. No access is allowed.



**Table 4.53 SFR List (53)**

Address	Register	Symbol	Reset Value
047950h	CAN1 Mailbox 21: Message Identifier	C1MB21	XXXX XXXXh
047951h			
047952h			
047953h			
047954h			
047955h	CAN1 Mailbox 21: Data Length		XXh
047956h	CAN1 Mailbox 21: Data Field		XXXX XXXX XXXX XXXXh
047957h			
047958h			
047959h			
04795Ah			
04795Bh			
04795Ch			
04795Dh			
04795Eh			
04795Fh			
047960h	CAN1 Mailbox 22: Identifier	C1MB22	XXXX XXXXh
047961h			
047962h			
047963h			
047964h			
047965h	CAN1 Mailbox 22: Data Length		XXh
047966h	CAN1 Mailbox 22: Data Field		XXXX XXXX XXXX XXXXh
047967h			
047968h			
047969h			
04796Ah			
04796Bh			
04796Ch			
04796Dh			
04796Eh			
04796Fh			
047970h	CAN1 Mailbox 23: Message Identifier	C1MB23	XXXX XXXXh
047971h			
047972h			
047973h			
047974h			
047975h	CAN1 Mailbox 23: Data Length		XXh
047976h	CAN1 Mailbox 23: Data Field		XXXX XXXX XXXX XXXXh
047977h			
047978h			
047979h			
04797Ah			
04797Bh			
04797Ch			
04797Dh			
04797Eh			
04797Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.54 SFR List (54)**

Address	Register	Symbol	Reset Value
047980h	CAN1 Mailbox 24: Message Identifier	C1MB24	XXXX XXXXh
047981h			
047982h			
047983h			
047984h			
047985h	CAN1 Mailbox 24: Data Length		XXh
047986h	CAN1 Mailbox 24: Data Field		XXXX XXXX XXXX XXXXh
047987h			
047988h			
047989h			
04798Ah			
04798Bh			
04798Ch			
04798Dh			
04798Eh	CAN1 Mailbox 24: Time Stamp		XXXXh
04798Fh			
047990h	CAN1 Mailbox 25: Message Identifier	C1MB25	XXXX XXXXh
047991h			
047992h			
047993h			
047994h			
047995h	CAN1 Mailbox 25: Data Length		XXh
047996h	CAN1 Mailbox 25: Data Field		XXXX XXXX XXXX XXXXh
047997h			
047998h			
047999h			
04799Ah			
04799Bh			
04799Ch			
04799Dh			
04799Eh	CAN1 Mailbox 25: Time Stamp		XXXXh
04799Fh			
0479A0h	CAN1 Mailbox 26: Message Identifier	C1MB26	XXXX XXXXh
0479A1h			
0479A2h			
0479A3h			
0479A4h			
0479A5h	CAN1 Mailbox 26: Data Length		XXh
0479A6h	CAN1 Mailbox 26: Data Field		XXXX XXXX XXXX XXXXh
0479A7h			
0479A8h			
0479A9h			
0479AAh			
0479ABh			
0479ACh			
0479ADh			
0479AEh	CAN1 Mailbox 26: Time Stamp		XXXXh
0479AFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.55 SFR List (55)**

Address	Register	Symbol	Reset Value
0479B0h	CAN1 Mailbox 27: Message Identifier	C1MB27	XXXX XXXXh
0479B1h			
0479B2h			
0479B3h			
0479B4h			
0479B5h	CAN1 Mailbox 27: Data Length		XXh
0479B6h	CAN1 Mailbox 27: Data Field		XXXX XXXX XXXX XXXXh
0479B7h			
0479B8h			
0479B9h			
0479BAh			
0479BBh			
0479BCh			
0479BDh			
0479BEh	CAN1 Mailbox 27: Time Stamp		XXXXh
0479BFh			
0479C0h	CAN1 Mailbox 28: Message Identifier	C1MB28	XXXX XXXXh
0479C1h			
0479C2h			
0479C3h			
0479C4h			
0479C5h	CAN1 Mailbox 28: Data Length		XXh
0479C6h	CAN1 Mailbox 28: Data Field		XXXX XXXX XXXX XXXXh
0479C7h			
0479C8h			
0479C9h			
0479CAh			
0479CBh			
0479CCh			
0479CDh			
0479CEh	CAN1 Mailbox 28: Time Stamp		XXXXh
0479CFh			
0479D0h	CAN1 Mailbox 29: Message Identifier	C1MB29	XXXX XXXXh
0479D1h			
0479D2h			
0479D3h			
0479D4h			
0479D5h	CAN1 Mailbox 29: Data Length		XXh
0479D6h	CAN1 Mailbox 29: Data Field		XXXX XXXX XXXX XXXXh
0479D7h			
0479D8h			
0479D9h			
0479DAh			
0479DBh			
0479DCh			
0479DDh			
0479DEh	CAN1 Mailbox 29: Time Stamp		XXXXh
0479DFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.56 SFR List (56)**

Address	Register	Symbol	Reset Value
0479E0h	CAN1 Mailbox 30: Message Identifier	C1MB30	XXXX XXXXh
0479E1h			
0479E2h			
0479E3h			
0479E4h			
0479E5h	CAN1 Mailbox 30: Data Length		XXh
0479E6h	CAN1 Mailbox 30: Data Field		XXXX XXXX XXXX XXXXh
0479E7h			
0479E8h			
0479E9h			
0479EAh			
0479EBh			
0479ECh			
0479EDh			
0479EEh			
0479EFh	CAN1 Mailbox 30: Time Stamp		XXXXh
0479F0h	CAN1 Mailbox 31: Message Identifier	C1MB31	XXXX XXXXh
0479F1h			
0479F2h			
0479F3h			
0479F4h			
0479F5h	CAN1 Mailbox 31: Data Length		XXh
0479F6h	CAN1 Mailbox 31: Data Field		XXXX XXXX XXXX XXXXh
0479F7h			
0479F8h			
0479F9h			
0479FAh			
0479FBh			
0479FCh			
0479FDh			
0479FEh			
0479FFh	CAN1 Mailbox 31: Time Stamp		XXXXh
047A00h	CAN1 Mask Register 0	C1MKR0	XXXX XXXXh
047A01h			
047A02h			
047A03h			
047A04h	CAN1 Mask Register 1	C1MKR1	XXXX XXXXh
047A05h			
047A06h			
047A07h			
047A08h	CAN1 Mask Register 2	C1MKR2	XXXX XXXXh
047A09h			
047A0Ah			
047A0Bh			
047A0Ch	CAN1 Mask Register 3	C1MKR3	XXXX XXXXh
047A0Dh			
047A0Eh			
047A0Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.57 SFR List (57)**

Address	Register	Symbol	Reset Value
047A10h	CAN1 Mask Register 4	C1MKR4	XXXX XXXXh
047A11h			
047A12h			
047A13h			
047A14h	CAN1 Mask Register 5	C1MKR5	XXXX XXXXh
047A15h			
047A16h			
047A17h			
047A18h	CAN1 Mask Register 6	C1MKR6	XXXX XXXXh
047A19h			
047A1Ah			
047A1Bh			
047A1Ch	CAN1 Mask Register 7	C1MKR7	XXXX XXXXh
047A1Dh			
047A1Eh			
047A1Fh			
047A20h	CAN1 FIFO Received ID Compare Register 0	C1FIDCR0	XXXX XXXXh
047A21h			
047A22h			
047A23h			
047A24h	CAN1 FIFO Received ID Compare Register 1	C1FIDCR1	XXXX XXXXh
047A25h			
047A26h			
047A27h			
047A28h	CAN1 Mask Invalid Register	C1MKIVLR	XXXX XXXXh
047A29h			
047A2Ah			
047A2Bh			
047A2Ch	CAN1 Mailbox Interrupt Enable Register	C1MIER	XXXX XXXXh
047A2Dh			
047A2Eh			
047A2Fh			
047A30h			
047A31h			
047A32h			
047A33h			
047A34h			
047A35h			
047A36h			
047A37h			
047A38h			
047A39h			
047A3Ah			
047A3Bh			
047A3Ch			
047A3Dh			
047A3Eh			
047A3Fh			
047A40h to 047B1Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.58 SFR List (58)**

Address	Register	Symbol	Reset Value
047B20h	CAN1 Message Control Register 0	C1MCTL0	00h
047B21h	CAN1 Message Control Register 1	C1MCTL1	00h
047B22h	CAN1 Message Control Register 2	C1MCTL2	00h
047B23h	CAN1 Message Control Register 3	C1MCTL3	00h
047B24h	CAN1 Message Control Register 4	C1MCTL4	00h
047B25h	CAN1 Message Control Register 5	C1MCTL5	00h
047B26h	CAN1 Message Control Register 6	C1MCTL6	00h
047B27h	CAN1 Message Control Register 7	C1MCTL7	00h
047B28h	CAN1 Message Control Register 8	C1MCTL8	00h
047B29h	CAN1 Message Control Register 9	C1MCTL9	00h
047B2Ah	CAN1 Message Control Register 10	C1MCTL10	00h
047B2Bh	CAN1 Message Control Register 11	C1MCTL11	00h
047B2Ch	CAN1 Message Control Register 12	C1MCTL12	00h
047B2Dh	CAN1 Message Control Register 13	C1MCTL13	00h
047B2Eh	CAN1 Message Control Register 14	C1MCTL14	00h
047B2Fh	CAN1 Message Control Register 15	C1MCTL15	00h
047B30h	CAN1 Message Control Register 16	C1MCTL16	00h
047B31h	CAN1 Message Control Register 17	C1MCTL17	00h
047B32h	CAN1 Message Control Register 18	C1MCTL18	00h
047B33h	CAN1 Message Control Register 19	C1MCTL19	00h
047B34h	CAN1 Message Control Register 20	C1MCTL20	00h
047B35h	CAN1 Message Control Register 21	C1MCTL21	00h
047B36h	CAN1 Message Control Register 22	C1MCTL22	00h
047B37h	CAN1 Message Control Register 23	C1MCTL23	00h
047B38h	CAN1 Message Control Register 24	C1MCTL24	00h
047B39h	CAN1 Message Control Register 25	C1MCTL25	00h
047B3Ah	CAN1 Message Control Register 26	C1MCTL26	00h
047B3Bh	CAN1 Message Control Register 27	C1MCTL27	00h
047B3Ch	CAN1 Message Control Register 28	C1MCTL28	00h
047B3Dh	CAN1 Message Control Register 29	C1MCTL29	00h
047B3Eh	CAN1 Message Control Register 30	C1MCTL30	00h
047B3Fh	CAN1 Message Control Register 31	C1MCTL31	00h

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.59 SFR List (59)**

Address	Register	Symbol	Reset Value
047B40h	CAN1 Control Register	C1CTLR	0000 0101b
047B41h			0000 0000b
047B42h	CAN1 Status Register	C1STR	0000 0101b
047B43h			0000 0000b
047B44h	CAN1 Bit Configuration Register	C1BCR	00 0000h
047B45h			
047B46h			
047B47h	CAN1 Clock Select Register	C1CLKR	000X 0000b
047B48h	CAN1 Receive FIFO Control Register	C1RFCR	1000 0000b
047B49h	CAN1 Receive FIFO Pointer Control Register	C1RFPCR	XXh
047B4Ah	CAN1 Transmit FIFO Control Register	C1TFCR	1000 0000b
047B4Bh	CAN1 Transmit FIFO Pointer Control Register	C1TFPCR	XXh
047B4Ch	CAN1 Error Interrupt Enable Register	C1EIER	00h
047B4Dh	CAN1 Error Interrupt Factor Judge Register	C1EIFR	00h
047B4Eh	CAN1 Receive Error Count Register	C1RECR	00h
047B4Fh	CAN1 Transmit Error Count Register	C1TECR	00h
047B50h	CAN1 Error Code Store Register	C1ECSR	00h
047B51h	CAN1 Channel Search Support Register	C1CSSR	XXh
047B52h	CAN1 Mailbox Search Status Register	C1MSSR	1000 0000b
047B53h	CAN1 Mailbox Search Mode Register	C1MSMR	0000 0000b
047B54h	CAN1 Time Stamp Register	C1TSR	0000h
047B55h			
047B56h	CAN1 Acceptance Filter Support Register	C1AFSR	XXXXh
047B57h			
047B58h	CAN1 Test Control Register	C1TCR	00h
047B59h			
047B5Ah			
047B5Bh			
047B5Ch			
047B5Dh			
047B5Eh			
047B5Fh			
047B60h to 047BFFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.60 SFR List (60)**

Address	Register	Symbol	Reset Value
047C00h	CAN0 Mailbox 0: Message Identifier	COMB0	XXXX XXXXh
047C01h			
047C02h			
047C03h			
047C04h			
047C05h	CAN0 Mailbox 0: Data Length		XXh
047C06h	CAN0 Mailbox 0: Data Field		XXXX XXXX XXXX XXXXh
047C07h			
047C08h			
047C09h			
047C0Ah			
047C0Bh			
047C0Ch			
047C0Dh			
047C0Eh			
047C0Eh	CAN0 Mailbox 0: Time Stamp		XXXXh
047C0Fh			
047C10h	CAN0 Mailbox 1: Message Identifier	COMB1	XXXX XXXXh
047C11h			
047C12h			
047C13h			
047C14h			
047C15h	CAN0 Mailbox 1: Data Length		XXh
047C16h	CAN0 Mailbox 1: Data Field		XXXX XXXX XXXX XXXXh
047C17h			
047C18h			
047C19h			
047C1Ah			
047C1Bh			
047C1Ch			
047C1Dh			
047C1Eh			
047C1Eh	CAN0 Mailbox 1: Time Stamp		XXXXh
047C1Fh			
047C20h	CAN0 Mailbox 2: Message Identifier	COMB2	XXXX XXXXh
047C21h			
047C22h			
047C23h			
047C24h			
047C25h	CAN0 Mailbox 2: Data Length		XXh
047C26h	CAN0 Mailbox 2: Data Field		XXXX XXXX XXXX XXXXh
047C27h			
047C28h			
047C29h			
047C2Ah			
047C2Bh			
047C2Ch			
047C2Dh			
047C2Eh			
047C2Eh	CAN0 Mailbox 2: Time Stamp		XXXXh
047C2Fh			

X: Undefined

Blanks are reserved. No access is allowed.



**Table 4.61 SFR List (61)**

Address	Register	Symbol	Reset Value
047C30h	CAN0 Mailbox 3: Message Identifier	COMB3	XXXX XXXXh
047C31h			
047C32h			
047C33h			
047C34h			
047C35h	CAN0 Mailbox 3: Data Length		XXh
047C36h	CAN0 Mailbox 3: Data Field		XXXX XXXX XXXX XXXXh
047C37h			
047C38h			
047C39h			
047C3Ah			
047C3Bh			
047C3Ch			
047C3Dh			
047C3Eh	CAN0 Mailbox 3: Time Stamp		XXXXh
047C3Fh			
047C40h	CAN0 Mailbox 4: Message Identifier	COMB4	XXXX XXXXh
047C41h			
047C42h			
047C43h			
047C44h			
047C45h	CAN0 Mailbox 4: Data Length		XXh
047C46h	CAN0 Mailbox 4: Data Field		XXXX XXXX XXXX XXXXh
047C47h			
047C48h			
047C49h			
047C4Ah			
047C4Bh			
047C4Ch			
047C4Dh			
047C4Eh	CAN0 Mailbox 4: Time Stamp		XXXXh
047C4Fh			
047C50h	CAN0 Mailbox 5: Message Identifier	COMB5	XXXX XXXXh
047C51h			
047C52h			
047C53h			
047C54h			
047C55h	CAN0 Mailbox 5: Data Length		XXh
047C56h	CAN0 Mailbox 5: Data Field		XXXX XXXX XXXX XXXXh
047C57h			
047C58h			
047C59h			
047C5Ah			
047C5Bh			
047C5Ch			
047C5Dh			
047C5Eh	CAN0 Mailbox 5: Time Stamp		XXXXh
047C5Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.62 SFR List (62)**

Address	Register	Symbol	Reset Value
047C60h	CAN0 Mailbox 6: Message Identifier	COMB6	XXXX XXXXh
047C61h			
047C62h			
047C63h			
047C64h			
047C65h	CAN0 Mailbox 6: Data Length		XXh
047C66h	CAN0 Mailbox 6: Data Field		XXXX XXXX XXXX XXXXh
047C67h			
047C68h			
047C69h			
047C6Ah			
047C6Bh			
047C6Ch			
047C6Dh			
047C6Eh	CAN0 Mailbox 6: Time Stamp		XXXXh
047C6Fh			
047C70h	CAN0 Mailbox 7: Message Identifier	COMB7	XXXX XXXXh
047C71h			
047C72h			
047C73h			
047C74h			
047C75h	CAN0 Mailbox 7: Data Length		XXh
047C76h	CAN0 Mailbox 7: Data Field		XXXX XXXX XXXX XXXXh
047C77h			
047C78h			
047C79h			
047C7Ah			
047C7Bh			
047C7Ch			
047C7Dh			
047C7Eh	CAN0 Mailbox 7: Time Stamp		XXXXh
047C7Fh			
047C80h	CAN0 Mailbox 8: Message Identifier	COMB8	XXXX XXXXh
047C81h			
047C82h			
047C83h			
047C84h			
047C85h	CAN0 Mailbox 8: Data Length		XXh
047C86h	CAN0 Mailbox 8: Data Field		XXXX XXXX XXXX XXXXh
047C87h			
047C88h			
047C89h			
047C8Ah			
047C8Bh			
047C8Ch			
047C8Dh			
047C8Eh	CAN0 Mailbox 8: Time Stamp		XXXXh
047C8Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.63 SFR List (63)**

Address	Register	Symbol	Reset Value
047C90h	CAN0 Mailbox 9: Message Identifier	COMB9	XXXX XXXXh
047C91h			
047C92h			
047C93h			
047C94h			
047C95h	CAN0 Mailbox 9: Data Length		XXh
047C96h	CAN0 Mailbox 9: Data Field		XXXX XXXX XXXX XXXXh
047C97h			
047C98h			
047C99h			
047C9Ah			
047C9Bh			
047C9Ch			
047C9Dh			
047C9Eh	CAN0 Mailbox 9: Time Stamp		XXXXh
047C9Fh			
047CA0h	CAN0 Mailbox 10: Message Identifier	COMB10	XXXX XXXXh
047CA1h			
047CA2h			
047CA3h			
047CA4h			
047CA5h	CAN0 Mailbox 10: Data Length		XXh
047CA6h	CAN0 Mailbox 10: Data Field		XXXX XXXX XXXX XXXXh
047CA7h			
047CA8h			
047CA9h			
047CAAh			
047CABh			
047CACh			
047CADh			
047CAEh	CAN0 Mailbox 10: Time Stamp		XXXXh
047CAFh			
047CB0h	CAN0 Mailbox 11: Message Identifier	COMB11	XXXX XXXXh
047CB1h			
047CB2h			
047CB3h			
047CB4h			
047CB5h	CAN0 Mailbox 11: Data Length		XXh
047CB6h	CAN0 Mailbox 11: Data Field		XXXX XXXX XXXX XXXXh
047CB7h			
047CB8h			
047CB9h			
047CBAh			
047CBBh			
047CBCh			
047CBDh			
047CBEh	CAN0 Mailbox 11: Time Stamp		XXXXh
047CBFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.64 SFR List (64)**

Address	Register	Symbol	Reset Value			
047CC0h	CAN0 Mailbox 12: Message Identifier	COMB12	XXXX XXXXh			
047CC1h						
047CC2h						
047CC3h						
047CC4h						
047CC5h	CAN0 Mailbox 12: Data Length		XXh			
047CC6h	CAN0 Mailbox 12: Data Field		XXXX XXXX XXXX XXXXh			
047CC7h						
047CC8h						
047CC9h						
047CCAh						
047CCBh						
047CCCh						
047CCDh						
047CCEh				CAN0 Mailbox 12: Time Stamp		XXXXh
047CCFh						
047CD0h	CAN0 Mailbox 13: Message Identifier	COMB13	XXXX XXXXh			
047CD1h						
047CD2h						
047CD3h						
047CD4h						
047CD5h	CAN0 Mailbox 13: Data Length		XXh			
047CD6h	CAN0 Mailbox 13: Data Field		XXXX XXXX XXXX XXXXh			
047CD7h						
047CD8h						
047CD9h						
047CDAh						
047CDBh						
047CDCh						
047CDDh						
047CDEh				CAN0 Mailbox 13: Time Stamp		XXXXh
047CDFh						
047CE0h	CAN0 Mailbox 14: Message Identifier	COMB14	XXXX XXXXh			
047CE1h						
047CE2h						
047CE3h						
047CE4h						
047CE5h	CAN0 Mailbox 14: Data Length		XXh			
047CE6h	CAN0 Mailbox 14: Data Field		XXXX XXXX XXXX XXXXh			
047CE7h						
047CE8h						
047CE9h						
047CEAh						
047CEBh						
047CECh						
047CEDh						
047CEEh				CAN0 Mailbox 14: Time Stamp		XXXXh
047CEFh						

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.65 SFR List (65)**

Address	Register	Symbol	Reset Value
047CF0h	CAN0 Mailbox 15: Message Identifier	C0MB15	XXXX XXXXh
047CF1h			
047CF2h			
047CF3h			
047CF4h			
047CF5h	CAN0 Mailbox 15: Data Length		XXh
047CF6h	CAN0 Mailbox 15: Data Field		XXXX XXXX XXXX XXXXh
047CF7h			
047CF8h			
047CF9h			
047CFAh			
047CFBh			
047CFCh			
047CFDh			
047CFEh	CAN0 Mailbox 15: Time Stamp		XXXXh
047CFFh			
047D00h	CAN0 Mailbox 16: Message Identifier	C0MB16	XXXX XXXXh
047D01h			
047D02h			
047D03h			
047D04h			
047D05h	CAN0 Mailbox 16: Data Length		XXh
047D06h	CAN0 Mailbox 16: Data Field		XXXX XXXX XXXX XXXXh
047D07h			
047D08h			
047D09h			
047D0Ah			
047D0Bh			
047D0Ch			
047D0Dh			
047D0Eh	CAN0 Mailbox 16: Time Stamp		XXXXh
047D0Fh			
047D10h	CAN0 Mailbox 17: Message Identifier	C0MB17	XXXX XXXXh
047D11h			
047D12h			
047D13h			
047D14h			
047D15h	CAN0 Mailbox 17: Data Length		XXh
047D16h	CAN0 Mailbox 17: Data Field		XXXX XXXX XXXX XXXXh
047D17h			
047D18h			
047D19h			
047D1Ah			
047D1Bh			
047D1Ch			
047D1Dh			
047D1Eh	CAN0 Mailbox 17: Time Stamp		XXXXh
047D1Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.66 SFR List (66)**

Address	Register	Symbol	Reset Value
047D20h	CAN0 Mailbox 18: Message Identifier	C0MB18	XXXX XXXXh
047D21h			
047D22h			
047D23h			
047D24h			
047D25h	CAN0 Mailbox 18: Data Length		XXh
047D26h	CAN0 Mailbox 18: Data Field		XXXX XXXX XXXX XXXXh
047D27h			
047D28h			
047D29h			
047D2Ah			
047D2Bh			
047D2Ch			
047D2Dh			
047D2Eh	CAN0 Mailbox 18: Time Stamp		XXXXh
047D2Fh			
047D30h	CAN0 Mailbox 19: Message Identifier	C0MB19	XXXX XXXXh
047D31h			
047D32h			
047D33h			
047D34h			
047D35h	CAN0 Mailbox 19: Data Length		XXh
047D36h	CAN0 Mailbox 19: Data Field		XXXX XXXX XXXX XXXXh
047D37h			
047D38h			
047D39h			
047D3Ah			
047D3Bh			
047D3Ch			
047D3Dh			
047D3Eh	CAN0 Mailbox 19: Time Stamp		XXXXh
047D3Fh			
047D40h	CAN0 Mailbox 20: Message Identifier	C0MB20	XXXX XXXXh
047D41h			
047D42h			
047D43h			
047D44h			
047D45h	CAN0 Mailbox 20: Data Length		XXh
047D46h	CAN0 Mailbox 20: Data Field		XXXX XXXX XXXX XXXXh
047D47h			
047D48h			
047D49h			
047D4Ah			
047D4Bh			
047D4Ch			
047D4Dh			
047D4Eh	CAN0 Mailbox 20: Time Stamp		XXXXh
047D4Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.67 SFR List (67)**

Address	Register	Symbol	Reset Value
047D50h	CAN0 Mailbox 21: Message Identifier	C0MB21	XXXX XXXXh
047D51h			
047D52h			
047D53h			
047D54h			
047D55h	CAN0 Mailbox 21: Data Length		XXh
047D56h	CAN0 Mailbox 21: Data Field		XXXX XXXX XXXX XXXXh
047D57h			
047D58h			
047D59h			
047D5Ah			
047D5Bh			
047D5Ch			
047D5Dh			
047D5Eh	CAN0 Mailbox 21: Time Stamp		XXXXh
047D5Fh			
047D60h	CAN0 Mailbox 22: Message Identifier	C0MB22	XXXX XXXXh
047D61h			
047D62h			
047D63h			
047D64h			
047D65h	CAN0 Mailbox 22: Data Length		XXh
047D66h	CAN0 Mailbox 22: Data Field		XXXX XXXX XXXX XXXXh
047D67h			
047D68h			
047D69h			
047D6Ah			
047D6Bh			
047D6Ch			
047D6Dh			
047D6Eh	CAN0 Mailbox 22: Time Stamp		XXXXh
047D6Fh			
047D70h	CAN0 Mailbox 23: Message Identifier	C0MB23	XXXX XXXXh
047D71h			
047D72h			
047D73h			
047D74h			
047D75h	CAN0 Mailbox 23: Data Length		XXh
047D76h	CAN0 Mailbox 23: Data Field		XXXX XXXX XXXX XXXXh
047D77h			
047D78h			
047D79h			
047D7Ah			
047D7Bh			
047D7Ch			
047D7Dh			
047D7Eh	CAN0 Mailbox 23: Time Stamp		XXXXh
047D7Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.68 SFR List (68)**

Address	Register	Symbol	Reset Value
047D80h	CAN0 Mailbox 24: Message Identifier	C0MB24	XXXX XXXXh
047D81h			
047D82h			
047D83h			
047D84h			
047D85h	CAN0 Mailbox 24: Data Length		XXh
047D86h	CAN0 Mailbox 24: Data Field		XXXX XXXX XXXX XXXXh
047D87h			
047D88h			
047D89h			
047D8Ah			
047D8Bh			
047D8Ch			
047D8Dh			
047D8Eh	CAN0 Mailbox 24: Time Stamp		XXXXh
047D8Fh			
047D90h	CAN0 Mailbox 25: Message Identifier	C0MB25	XXXX XXXXh
047D91h			
047D92h			
047D93h			
047D94h			
047D95h	CAN0 Mailbox 25: Data Length		XXh
047D96h	CAN0 Mailbox 25: Data Field		XXXX XXXX XXXX XXXXh
047D97h			
047D98h			
047D99h			
047D9Ah			
047D9Bh			
047D9Ch			
047D9Dh			
047D9Eh	CAN0 Mailbox 25: Time Stamp		XXXXh
047D9Fh			
047DA0h	CAN0 Mailbox 26: Message Identifier	C0MB26	XXXX XXXXh
047DA1h			
047DA2h			
047DA3h			
047DA4h			
047DA5h	CAN0 Mailbox 26: Data Length		XXh
047DA6h	CAN0 Mailbox 26: Data Field		XXXX XXXX XXXX XXXXh
047DA7h			
047DA8h			
047DA9h			
047DAAh			
047DABh			
047DACH			
047DADh			
047DAEh	CAN0 Mailbox 26: Time Stamp		XXXXh
047DAFh			

X: Undefined

Blanks are reserved. No access is allowed.



**Table 4.69 SFR List (69)**

Address	Register	Symbol	Reset Value
047DB0h	CAN0 Mailbox 27: Message Identifier	C0MB27	XXXX XXXXh
047DB1h			
047DB2h			
047DB3h			
047DB4h			
047DB5h	CAN0 Mailbox 27: Data Length		XXh
047DB6h	CAN0 Mailbox 27: Data Field		XXXX XXXX XXXX XXXXh
047DB7h			
047DB8h			
047DB9h			
047DBAh			
047DBBh			
047DBCh			
047DBDh			
047DBEh	CAN0 Mailbox 27: Time Stamp		XXXXh
047DBFh			
047DC0h	CAN0 Mailbox 28: Message Identifier	C0MB28	XXXX XXXXh
047DC1h			
047DC2h			
047DC3h			
047DC4h			
047DC5h	CAN0 Mailbox 28: Data Length		XXh
047DC6h	CAN0 Mailbox 28: Data Field		XXXX XXXX XXXX XXXXh
047DC7h			
047DC8h			
047DC9h			
047DCAh			
047DCBh			
047DCCCh			
047DCDh			
047DCEh	CAN0 Mailbox 28: Time Stamp		XXXXh
047DCFh			
047DD0h	CAN0 Mailbox 29: Message Identifier	C0MB29	XXXX XXXXh
047DD1h			
047DD2h			
047DD3h			
047DD4h			
047DD5h	CAN0 Mailbox 29: Data Length		XXh
047DD6h	CAN0 Mailbox 29: Data Field		XXXX XXXX XXXX XXXXh
047DD7h			
047DD8h			
047DD9h			
047DDAh			
047DDBh			
047DDCh			
047DDDh			
047DDEh	CAN0 Mailbox 29: Time Stamp		XXXXh
047DDFh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.70 SFR List (70)**

Address	Register	Symbol	Reset Value
047DE0h	CAN0 Mailbox 30: Message Identifier	COMB30	XXXX XXXXh
047DE1h			
047DE2h			
047DE3h			
047DE4h			
047DE5h	CAN0 Mailbox 30: Data Length		XXh
047DE6h	CAN0 Mailbox 30: Data Field		XXXX XXXX XXXX XXXXh
047DE7h			
047DE8h			
047DE9h			
047DEAh			
047DEBh			
047DECh			
047DEDh			
047DEEh	CAN0 Mailbox 30: Time Stamp		XXXXh
047DEFh			
047DF0h	CAN0 Mailbox 31: Message Identifier	COMB31	XXXX XXXXh
047DF1h			
047DF2h			
047DF3h			
047DF4h			
047DF5h	CAN0 Mailbox 31: Data Length		XXh
047DF6h	CAN0 Mailbox 31: Data Field		XXXX XXXX XXXX XXXXh
047DF7h			
047DF8h			
047DF9h			
047DFAh			
047DFBh			
047DFCh			
047DFDh			
047DFEh	CAN0 Mailbox 31: Time Stamp		XXXXh
047DFFh			
047E00h	CAN0 Mask Register 0	COMKR0	XXXX XXXXh
047E01h			
047E02h			
047E03h			
047E04h	CAN0 Mask Register 1	COMKR1	XXXX XXXXh
047E05h			
047E06h			
047E07h			
047E08h	CAN0 Mask Register 2	COMKR2	XXXX XXXXh
047E09h			
047E0Ah			
047E0Bh			
047E0Ch	CAN0 Mask Register 3	COMKR3	XXXX XXXXh
047E0Dh			
047E0Eh			
047E0Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.71 SFR List (71)**

Address	Register	Symbol	Reset Value
047E10h	CAN0 Mask Register 4	COMKR4	XXXX XXXXh
047E11h			
047E12h			
047E13h			
047E14h	CAN0 Mask Register 5	COMKR5	XXXX XXXXh
047E15h			
047E16h			
047E17h			
047E18h	CAN0 Mask Register 6	COMKR6	XXXX XXXXh
047E19h			
047E1Ah			
047E1Bh			
047E1Ch	CAN0 Mask Register 7	COMKR7	XXXX XXXXh
047E1Dh			
047E1Eh			
047E1Fh			
047E20h	CAN0 FIFO Receive ID Compare Register 0	C0FIDCR0	XXXX XXXXh
047E21h			
047E22h			
047E23h			
047E24h	CAN0 FIFO Receive ID Compare Register 1	C0FIDCR1	XXXX XXXXh
047E25h			
047E26h			
047E27h			
047E28h	CAN0 Mask Invalid Register	COMKIVLR	XXXX XXXXh
047E29h			
047E2Ah			
047E2Bh			
047E2Ch	CAN0 Mailbox Interrupt Enable Register	COMIER	XXXX XXXXh
047E2Dh			
047E2Eh			
047E2Fh			
047E30h			
047E31h			
047E32h			
047E33h			
047E34h			
047E35h			
047E36h			
047E37h			
047E38h			
047E39h			
047E3Ah			
047E3Bh			
047E3Ch			
047E3Dh			
047E3Eh			
047E3Fh			
047E40h to 047F1Fh			

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.72 SFR List (72)**

Address	Register	Symbol	Reset Value
047F20h	CAN0 Message Control Register 0	COMCTL0	00h
047F21h	CAN0 Message Control Register 1	COMCTL1	00h
047F22h	CAN0 Message Control Register 2	COMCTL2	00h
047F23h	CAN0 Message Control Register 3	COMCTL3	00h
047F24h	CAN0 Message Control Register 4	COMCTL4	00h
047F25h	CAN0 Message Control Register 5	COMCTL5	00h
047F26h	CAN0 Message Control Register 6	COMCTL6	00h
047F27h	CAN0 Message Control Register 7	COMCTL7	00h
047F28h	CAN0 Message Control Register 8	COMCTL8	00h
047F29h	CAN0 Message Control Register 9	COMCTL9	00h
047F2Ah	CAN0 Message Control Register 10	COMCTL10	00h
047F2Bh	CAN0 Message Control Register 11	COMCTL11	00h
047F2Ch	CAN0 Message Control Register 12	COMCTL12	00h
047F2Dh	CAN0 Message Control Register 13	COMCTL13	00h
047F2Eh	CAN0 Message Control Register 14	COMCTL14	00h
047F2Fh	CAN0 Message Control Register 15	COMCTL15	00h
047F30h	CAN0 Message Control Register 16	COMCTL16	00h
047F31h	CAN0 Message Control Register 17	COMCTL17	00h
047F32h	CAN0 Message Control Register 18	COMCTL18	00h
047F33h	CAN0 Message Control Register 19	COMCTL19	00h
047F34h	CAN0 Message Control Register 20	COMCTL20	00h
047F35h	CAN0 Message Control Register 21	COMCTL21	00h
047F36h	CAN0 Message Control Register 22	COMCTL22	00h
047F37h	CAN0 Message Control Register 23	COMCTL23	00h
047F38h	CAN0 Message Control Register 24	COMCTL24	00h
047F39h	CAN0 Message Control Register 25	COMCTL25	00h
047F3Ah	CAN0 Message Control Register 26	COMCTL26	00h
047F3Bh	CAN0 Message Control Register 27	COMCTL27	00h
047F3Ch	CAN0 Message Control Register 28	COMCTL28	00h
047F3Dh	CAN0 Message Control Register 29	COMCTL29	00h
047F3Eh	CAN0 Message Control Register 30	COMCTL30	00h
047F3Fh	CAN0 Message Control Register 31	COMCTL31	00h

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.73 SFR List (73)**

Address	Register	Symbol	Reset Value
047F40h	CAN0 Control Register	C0CTLR	0000 0101b
047F41h			0000 0000b
047F42h	CAN0 Status Register	C0STR	0000 0101b
047F43h			0000 0000b
047F44h	CAN0 Bit Configuration Register	C0BCR	00 0000h
047F45h			
047F46h			
047F47h	CAN0 Clock Select Register	C0CLKR	000X 0000b
047F48h	CAN0 Receive FIFO Control Register	C0RFCR	1000 0000b
047F49h	CAN0 Receive FIFO Pointer Control Register	C0RFPCR	XXh
047F4Ah	CAN0 Transmit FIFO Control Register	C0TFCR	1000 0000b
047F4Bh	CAN0 Transmit FIFO Pointer Control Register	C0TFPCR	XXh
047F4Ch	CAN0 Error Interrupt Enable Register	C0EIER	00h
047F4Dh	CAN0 Error Interrupt Factor Judge Register	C0EIFR	00h
047F4Eh	CAN0 Receive Error Count Register	C0RECR	00h
047F4Fh	CAN0 Transmit Error Count Register	C0TECR	00h
047F50h	CAN0 Error Code Store Register	C0ECSR	00h
047F51h	CAN0 Channel Search Support Register	C0CSSR	XXh
047F52h	CAN0 Mailbox Search Status Register	C0MSSR	1000 0000b
047F53h	CAN0 Mailbox Search Mode Register	C0MSMR	0000 0000b
047F54h	CAN0 Time Stamp Register	C0TSR	0000h
047F55h			
047F56h	CAN0 Acceptance Filter Support Register	C0AFSR	XXXXh
047F57h			
047F58h	CAN0 Test Control Register	C0TCR	00h
047F59h			
047F5Ah			
047F5Bh			
047F5Ch			
047F5Dh			
047F5Eh			
047F5Fh			
047F60h to 047FFFh			
048000h to 04FFFFh			

X: Undefined

Blanks are reserved. No access is allowed.

## 5. Resets

There are three types of operations for resetting the MCU: hardware reset, software reset, and watchdog timer reset.

### 5.1 Hardware Reset

A hardware reset is generated when a low signal is applied to the  $\overline{\text{RESET}}$  pin under the recommended operating conditions of the supply voltage. When the  $\overline{\text{RESET}}$  pin is driven low, all pins, and oscillators are reset (refer to Table 5.1 for details), and the main clock starts oscillating. The CPU and SFRs are reset by a low-to-high transition on the  $\overline{\text{RESET}}$  pin. Then, the CPU starts executing the program from the address indicated by the reset vector. Internal RAM is not affected by a hardware reset. However, if a hardware reset occurs during a write operation to the internal RAM, the value is undefined.

Figure 5.1 shows an example of the reset circuit. Figure 5.2 shows the reset sequence. Table 5.1 lists pin states while the  $\overline{\text{RESET}}$  pin is held low. Figure 5.3 shows CPU register states after a reset. Refer to 4. “Special Function Registers (SFRs)” for details on the states of SFRs after a reset.

#### A. Reset when the supply voltage is stable

- (1) Drive the  $\overline{\text{RESET}}$  pin low.
- (2) Input at least 20 clock cycles to the XIN pin.
- (3) Drive the  $\overline{\text{RESET}}$  pin high.

#### B. Reset when turning on the power

- (1) Drive the  $\overline{\text{RESET}}$  pin low.
- (2) Raise the supply voltage to the recommended operating voltage.
- (3) Wait  $t_d(\text{P-R})$  ms until the internal voltage is stabilized.
- (4) Input at least 20 clock cycles to the XIN pin.
- (5) Drive the  $\overline{\text{RESET}}$  pin high.





Figure 5.1 Reset Circuitry




**Figure 5.2 Reset Sequence**

**Table 5.1 Pin States while RESET Pin is Held Low (1)**

Pin Name	Pin States
P0 to P15	Input port (high-impedance)

**Note:**

- Whether a pull-up resistor is enabled or not is undefined until the internal voltage has stabilized.



**Figure 5.3 CPU Registers after Reset**

## 5.2 Software Reset

The CPU, SFRs, and pins are reset when the PM03 bit in the PM0 register is set to 1 (the MCU is reset). Then, the CPU executes the program from the address indicated by the reset vector. Figure 5.4 shows the PM0 register.

Set the PM03 bit to 1 while the PLL clock is selected as the CPU clock source and the main clock oscillation is completely stable.




Figure 5.4 PM0 Register

## 5.3 Watchdog Timer Reset


The CPU, SFRs, and pins are reset when the watchdog timer underflows while the CM06 bit in the CM0 register is 1 (reset when watchdog timer underflows). Then, the CPU executes the program from the address indicated by the reset vector.



## 5.4 Reset Vector

The reset vector in the R32C/100 Series is configured as shown in Figure 5.5.

The start address of a program consists of the upper 30 bits of the reset vector and 00b as lower 2 bits. The lower 2 bits of the reset vector are bits to select the external bus width in microprocessor mode. Therefore, the start address of a program requires 4-byte alignment so that the lower 2 bits are 00b. In single-chip mode, set the external bus width select bits to 00b.



**Figure 5.5 Reset Vector Configuration**

## 6. Power Management

### 6.1 Voltage Regulators for Internal Logic

The supply voltage for internal logic is generated by reducing the input voltage from the VCC pin with the voltage regulators. Figure 6.1 shows a block diagram of the voltage regulators for internal logic, and Figure 6.2 shows the VRCR register.




Figure 6.1 Block Diagram of Voltage Regulators for Internal Logic




Figure 6.2 VRCR Register

### 6.1.1 Decoupling Capacitor

An external decoupling capacitor is required to stabilize internal voltage. The capacitor should be beneficially effective at higher frequencies and maintain a more stable capacitance irrespective of temperature change. In general, ceramic capacitors are recommended. The capacitance varies by conditions such as operating temperature, DC bias, and aging. To select an appropriate capacitor, these conditions should be considered. Also, refer to the recommended capacitor specifications listed in Table 6.1.

The traces between the capacitor and the VDC1/VDC0 pins should be as short and wide as physically possible.

**Table 6.1 Recommended Capacitor Specifications**

Applicable standard		Temperature Characteristics		Rated Voltage (V)	Nominal Capacitance ( $\mu$ F)	Capacitance Tolerance (%)
		Operating temperature range ( $^{\circ}$ C)	Capacitance change (%)			
B	JIS	-25 to 85	$\pm$ 10	6.3 or higher	4.7	$\pm$ 20 or better
R	JIS	-55 to 125	$\pm$ 15	6.3 or higher	4.7	$\pm$ 20 or better
X5R	EIA	-55 to 85	$\pm$ 15	6.3 or higher	4.7	$\pm$ 20 or better
X7R	EIA	-55 to 125	$\pm$ 15	6.3 or higher	4.7	$\pm$ 20 or better
X8R	EIA	-55 to 150	$\pm$ 15	6.3 or higher	4.7	$\pm$ 20 or better
X6S	EIA	-55 to 105	$\pm$ 22	6.3 or higher	4.7	$\pm$ 20 or better
X7S	EIA	-55 to 125	$\pm$ 22	6.3 or higher	4.7	$\pm$ 20 or better

## 6.2 Low Voltage Detector

The low voltage detector monitors the supply voltage input to the VCC pin.

This circuit is used to monitor the power supply upstream of the voltage regulators for internal logic and provide advanced warning that the power is about to fail. By providing a few milliseconds of advanced warning, the CPU can save any critical parameters to the flash memory and safely shut down.

Figure 6.3 shows a block diagram of the low voltage detector, and Figures 6.4 and 6.5 show registers associated with the circuit.






Figure 6.3 Low Voltage Detector Block Diagram



**Figure 6.4 LVDC Register**



**Figure 6.5 DVCR Register**

### 6.2.1 Operational State of Low Voltage Detector

The low voltage detector starts operating stably after  $t_{d(E-A)}$  when the VDEN bit in the LVDC register is set to 1 (low voltage detector enabled).

When the input voltage to the VCC pin drops below  $V_{det(F)}$ , the VMF bit becomes 0 ( $V_{CC} < V_{det}$ ) and the LVDF bit becomes 1 (low voltage detected ( $V_{det}$  passed)). At this point an interrupt request is generated when the LVDIEN bit is 1 (low voltage detection interrupt enabled). Set the LVDF bit to 0 (low voltage undetected) by a program.

When the voltage rises to or above  $V_{det(R)}$  again, the VMF bit becomes 1 ( $V_{CC} \geq V_{det}$ ) and the LVDF bit becomes 1. At this point an interrupt request is generated when the LVDIEN bit is 1.

Figure 6.6 shows the operation of the low voltage detector.




Figure 6.6 Low Voltage Detector Operation

### 6.2.2 Low Voltage Detection Interrupt

A low voltage detection interrupt request is generated when the input voltage at the VCC pin rises to or above the  $V_{det(R)}$  level, or falls below the  $V_{det(F)}$  level while the LVDIEN bit in the LVDC register is 1 (low voltage detection interrupt enabled).


This interrupt shares the interrupt vector with the watchdog timer interrupt and oscillator stop detection interrupt. When using the low voltage detection interrupt with these interrupts at the same time, read the LVDF bit in the LVDC register in the interrupt handler and confirm that the low voltage detection interrupt has been occurred.

The LVDF bit becomes 1 when the input voltage at the VCC pin passes the  $V_{det(R)}$  level or  $V_{det(F)}$  level. When the LVDF bit changes from 0 to 1, a low voltage detection interrupt request is generated. Set this bit to 0 (low voltage undetected) by a program.

### 6.2.3 Application Example of the Low Voltage Detector

Figure 6.7 shows an example of the low voltage detection interrupt.

The supply voltage for internal logic is generated by reducing the input voltage from the VCC pin with the voltage regulators. When the input voltage begins to fall, the internal voltage remains steady. However, as the VCC input voltage continues to fall, the supply voltage for the internal logic also begins to fall, which may affect MCU operation. Consequently, the system can be safely shut down between when the VCC input voltage begins to fall and when the supply voltage for internal logic begins to fall. The low voltage detection interrupt can be applied to detect the falling input voltage.



**Figure 6.7** Example of the Low Voltage Detection Interrupt



## 7. Clock Generator

### 7.1 Clock Generator Types

The clock generator consists of four circuits:

- Main clock oscillator
- Sub clock oscillator
- PLL frequency synthesizer
- On-chip oscillator (OCO)

Table 7.1 lists the specifications of the clock generator. Figure 7.1 shows a block diagram of the clock generator, and Figures 7.2 to 7.10 show registers associated with clock control.

**Table 7.1 Clock Generator Specifications**

Item	Main Clock Oscillator	Sub Clock Oscillator	PLL Frequency Synthesizer	On-chip Oscillator
Used as	<ul style="list-style-type: none"> <li>• PLL reference clock source</li> <li>• Peripheral clock source</li> </ul>	<ul style="list-style-type: none"> <li>• CPU clock source</li> <li>• Clock source for timers A and B</li> </ul>	<ul style="list-style-type: none"> <li>• CPU clock source</li> <li>• Peripheral clock source</li> </ul>	<ul style="list-style-type: none"> <li>• CPU clock source</li> <li>• Clock source for timers A and B</li> </ul>
Clock frequency	4 to 8 MHz	32.768 kHz	$f_{SO(PLL)}$ or $f_{(PLL)}$	Approx. 125 kHz
Connectable oscillators or additional circuits	Ceramic resonator Crystal oscillator	Crystal oscillator	—	—
Pins for oscillators or additional circuits	XIN, XOUT	XCIN, XCOU	—	—
Oscillator stop/restart function	Available	Available	Available	Available
Oscillator state after a reset	Running	Stopped	Running	Stopped
Note	Externally generated clock can be input	Externally generated clock can be input	When the main clock oscillator stops running, the PLL frequency synthesizer oscillates at its own frequency of $f_{SO(PLL)}$	The on-chip oscillator starts running by setting the CSPM bit in the OFS area to 0 after a reset





Figure 7.1 Clock Generation Circuitry



**Figure 7.2 CCR Register**




Figure 7.3 CM0 Register




Figure 7.4 CM1 Register




Figure 7.5 CM2 Register




Figure 7.6 CM3 Register






Figure 7.7 TCSPR Register




**Figure 7.8 CPSRF Register**



**Figure 7.9 PM2 Register**





**Figure 7.10 PM3 Register**

The following sections illustrate clocks generated in clock generators.

### 7.1.1 Main Clock

The main clock is generated by the main clock oscillator. This clock can be a clock source for the PLL reference clock or peripheral clocks. It also functions as an operating clock for the CAN module.


The main clock oscillator is configured with two pins, XIN and XOUT, connected by an oscillator or resonator. The circuit has an on-chip feedback resistor which is separated from the oscillator in stop mode to save power consumption. An external clock can be applied to the XIN pin in this circuit. Figure 7.11 shows an example of a main clock circuit connection.

Circuit constants vary depending on the oscillator. Circuit constants should be set as per the oscillator manufacturer's recommendations.

After a reset, the main clock oscillator is still independently active and disconnected from the PLL frequency synthesizer. A PLL frequency synthesizer self-oscillating clock divided by 12 is provided to the CPU.

Setting the CM05 bit in the CM0 register to 1 (main clock oscillator disabled) enables power-saving. In this case, the clock applied to the XOUT pin becomes high. The XIN pin connected to the XOUT pin by an embedded feedback resistor is also driven high. Do not set the CM05 bit to 1 when an external clock is applied to the XIN pin.

All clocks, including the main clock, stop in stop mode. Refer to 7.7 "Power Control" for details.



**Figure 7.11 Main Clock Circuit Connection**

### 7.1.2 Sub Clock (fC)

The sub clock is generated by the sub clock oscillator. This clock can be a clock source for the CPU clock and a count source for timers A and B. It can be output from the CLKOUT pin.


The sub clock oscillator is configured with pins XCIN and XCOU connected by a crystal oscillator. The circuit has a on-chip feedback resistor which is separated from the oscillator in stop mode to save power consumption. An external clock can be applied to the XCIN pin. Figure 7.12 shows an example of a sub clock circuit connection. Circuit constants vary depending on the oscillator. Circuit constants should be set as per the oscillator manufacturer's recommendations.

After a reset, the sub clock is stopped and the feedback resistor is separated from the oscillator. In order to start the sub clock oscillation, first set bits PD8\_6 and PD8\_7 in the PD8 register to 0 (input mode), and the PU25 bit in the PUR2 register to 0 (pull-up resistor disabled). Then, set the CM04 bit in the CM0 register to 1 (XCIN-XCOU oscillator).

To input an external clock to the XCIN pin, set bits PD8\_7 and PU25 to 0 and then the CM04 bit to 1. The clock applied to the XCIN pin becomes a clock source for the sub clock.

When the CM3 register is set to 00h (fC) and the BCS bit in the CCR register is set to 1 (fC, fOCO4, or f256) after the sub clock oscillation has stabilized, the sub clock becomes the base clock of the CPU clock and the peripheral bus clock.

All clocks, including the sub clock, stop in stop mode. Refer to 7.7 "Power Control" for details.



**Figure 7.12 Sub Clock Circuit Connection**

### 7.1.3 PLL Clock

The PLL clock is generated by the PLL frequency synthesizer based on the main clock. This clock can be a clock source for any clock including the CPU clock and the peripheral clock.

Figure 7.13 shows a block diagram of the PLL frequency synthesizer. Figures 7.14 and 7.15 show registers PLC0 and PLC1, respectively. Figure 7.16 shows the PLS register.




Figure 7.13 PLL Frequency Synthesizer Block Diagram




Figure 7.14 PLC0 Register




Figure 7.15 PLC1 Register




Figure 7.16 PLS Register

In the PLL frequency synthesizer, the pulse-swallow operation is implemented. The divide ratio  $m$  is simply expressed by  $n \times p$ . However, with the swallow counter, the divide ratio  $p$  is 6 in  $a$  out of  $n$ , or 5 in other cases, the actual  $m$  is therefore given by the formula below:

$$\begin{aligned} m &= n \times p \\ &= n \times \left( \frac{a}{n} \cdot 6 + \frac{n-a}{n} \cdot 5 \right) \\ &= 5n + a \end{aligned}$$

The setting range of  $a$  is  $0 \leq a < 5$ ,  $0 \leq a \leq n$ .

As  $r$  is the divide ratio of the reference counter, the PLL clock has a  $m/r$  times the main clock (XIN) frequency.

$$\begin{aligned} \text{PLL clock frequency } f(PLL) &= \frac{m}{r} \cdot \text{main clock frequency} \\ &= \frac{5n + a}{r} \cdot \text{main clock frequency} \end{aligned}$$

After a reset, the reference counter is divided by 16, and the PLL frequency synthesizer is multiplied by 10. Since the main clock as a reference clock is disconnected, the PLL frequency synthesizer may self-oscillate at its own frequency of  $f_{\text{SO(PLL)}}$ .

Each register should be set to meet the following conditions:

- The reference clock, which is the main clock divided by  $r$ , should be between 2 to 4 MHz.
- The divide ratio  $m$  is  $25 \leq m \leq 100$ .

For the setting of registers PLC1 and PLC0, Table 7.2 should be applied. While the main clock oscillation is stable, a wait time of  $t_{\text{LOCK(PLL)}}$  is necessary between rewriting registers PLC1 and PLC0, and the PLL clock becoming stable.

**Table 7.2 PLC1 and PLC0 Register Settings (1)**

Main Clock	$r$	Reference Clock	$n$	$a$	$m$	PLC1 Register Setting	PLC0 Register Setting	$m/r$	PLL Clock
4 MHz	1	4 MHz	6	0	30	00h	05h	30	120 MHz
5 MHz	2	2.5 MHz	9	3	48	01h	68h	24	120 MHz
6 MHz	2	3 MHz	8	0	40	01h	07h	20	120 MHz
8 MHz	2	4 MHz	6	0	30	01h	05h	15	120 MHz
4 MHz	1	4 MHz	6	2	32	00h	45h	32	128 MHz
6 MHz	3	2 MHz	12	4	64	02h	8Bh	21.3333	128 MHz
8 MHz	2	4 MHz	6	2	32	01h	45h	16	128 MHz
4 MHz	1	4 MHz	7	1	36	00h	26h	36	144 MHz
6 MHz	2	3 MHz	9	3	48	01h	68h	24	144 MHz
8 MHz	2	4 MHz	7	1	36	01h	26h	18	144 MHz

Note:

1. Registers PLC1 and PLC0 should be set according to the list above.

#### 7.1.4 On-chip Oscillator Clock

The on-chip oscillator clock is generated by the on-chip oscillator (OCO). This clock can be a clock source for the CPU clock and a count source for timers A and B. This clock has a frequency of approximately 125 kHz. The on-chip oscillator clock divided by 4 can be used as the base clock for the CPU clock and peripheral bus clock.

When the CSPM bit in the OFS area is 1, the on-chip oscillator clock is stopped after a reset. It starts running when setting any of the following bits to 1; the CM31 bit in the CM3 register or the PM22 bit in the PM2 register. It is not necessary to wait for stabilization because the on-chip oscillator instantly starts oscillating.

## 7.2 Oscillator Stop Detection

This function detects the main clock is stopped when its oscillator stops running due to an external factor. When the CM20 bit in the CM2 register is 1 (enable oscillator stop detection), an oscillator stop detection interrupt request is generated as soon as the main clock stops. Simultaneously, the PLL frequency synthesizer starts to self-oscillate at its own frequency. If the PLL frequency synthesizer is the clock source for CPU clock and peripheral clock, these clocks continue running.

When an oscillator stop is detected, the following bits in the CM2 register become 1:

- The CM22 bit: main clock oscillator stop detected
- The CM23 bit: main clock oscillator stopped

### 7.2.1 How to Use Oscillator Stop Detection

The oscillator stop detection interrupt shares vectors with the watchdog timer interrupt and the low voltage detection interrupt. When using these interrupts simultaneously, read the CM22 bit with an interrupt handler to determine if an oscillator stop detection interrupt request has been generated.

When the main clock oscillator resumes running after an oscillator stop is detected, the PLL clock frequency may temporarily exceed the preset value before the PLL frequency synthesizer oscillation stabilizes. As soon as an oscillator stop is detected, the main clock oscillator should be stopped from resuming (set the CM05 bit in the CM0 register to 1) or the divide ratios of the base clock and peripheral clock source should be increased by a program. They can be set using bits BCD1 and BCD0 in the CCR register and bits PM36 and PM35 in the PM3 register.

In low speed mode, when the main clock oscillator stops running, an oscillator stop detection interrupt request is generated if the CM20 bit is set to 1 (enable oscillator stop detection). The CPU clock remains running with a low speed clock source. Note that if the base clock is f256, which is the main clock divided by 256, oscillator stop detection cannot be used.

The oscillator stop detection is provided to handle main clock stop caused by external factors. To stop the main clock oscillator by a program, i.e., to enter stop mode or to set the CM05 bit to 1 (main clock oscillator disabled), the CM20 bit in the CM2 register should be set to 0 (disable oscillator stop detection). To enter wait mode, this bit should be also set to 0.

The oscillator stop detection functions depending on the voltage of a capacitor which is being changed. In more concrete terms, this function detects that the oscillator is stopped when the main clock goes lower than approximately 500 kHz. Note that if the CM22 bit is set to 0 by a program in an interrupt handler while the frequency is around 500 kHz, a stack overflow may occur due to multiple interrupt requests.

## 7.3 Base Clock

The base clock is a reference clock for the CPU clock and peripheral bus clock. The base clock after a reset is the PLL clock divided by 6.

The base clock source is selected between the PLL clock and the low speed clocks which contain the sub clock (fC), on-chip oscillator clock divided by 4 (fOCO4), and main clock divided by 256 (f256).

If the PLL clock is selected, it is divided by 2, 3, 4, or 6 to become the base clock. If a low speed clock is selected, the clock itself can be the base clock.

The base clock source is set using the BCS bit in the CCR register and the divide ratio for the PLL clock is set using bits BCD1 and BCD0. Bits CM31 and CM30 in the CM3 register select a low speed clock.



## 7.4 CPU Clock and Peripheral Bus Clock

The CPU operating clock is referred to as the CPU clock. The CPU clock after a reset is the base clock divided by 2.

The CPU clock source is the base clock, and its divide ratio is selected by setting bits CCD1 and CCD0 in the CCR register. The base clock divided by 2 to 4 becomes the peripheral bus clock. Its divide ratio is selected by setting bits PCD1 and PCD0 in the CCR register. The peripheral bus clock also functions as a count source for the watchdog timer and operating clock for the serial bus interface and the CAN module. To prevent the CPU clock, whose clock source is the PLL clock, from stopping when the CPU becomes out of control, set the following while the CM05 bit in the CM0 register is 0 (main clock oscillator enabled) and the BCS bit in the CCR register is 0 (PLL clock selected as base clock source):

- (1) Set the PRC1 bit in the PRCR register to 1 (write enabled to the PM2 register).
- (2) Set the PM21 bit in the PM2 register to 1 (clock change disabled).

## 7.5 Peripheral Clock

The peripheral clock is an operating clock or a count source for the peripherals excluding the watchdog timer, the serial bus interface, and the CAN module. The source of this clock is generated by a clock, which has the same frequency as the PLL clock, divided by 2, 4, 6, or 8 according to the settings of bits PM36 and PM35 in the PM3 register. The peripheral clock is classified into three types of clock as follows:

### (1) f1, f8, f32, f2n

f1, f8, and f32 are the peripheral clock sources divided by 1, 8, and 32, respectively. The clock source for f2n is selected between the peripheral clock source and the main clock by setting the PM26 bit in the PM2 register. The f2n divide ratio can be set using bits CNT3 to CNT0 in the TCSPR register (n = 1 to 15, not divided when n = 0).

f1, f8, f32, and f2n, whose clock source is the peripheral clock source, stop in low power mode or when the CM02 bit is set to 1 (peripheral clock source stopped in wait mode) to enter wait mode.

f1, f8, and f2n are used as a count source for timers A and B or an operating clock for the serial interface and the LIN module. f1 is used as an operating clock for the intelligent I/O as well. The f32 is used as an operating clock for the LIN module as well.

f8 and f32 can be output from the CLKOUT pin. Refer to 7.6 "Clock Output Function" for details.

### (2) fAD

fAD, which has the same frequency as peripheral clock source, is an operating clock for the A/D converter.

This clock stops in low power mode or when the CM02 bit is set to 1 (peripheral clock source stopped in wait mode) to enter wait mode.

### (3) fC32

fC32, which is a sub clock divided by 32, or on-chip oscillator clock divided by 128, is used as the count source for timers A and B. This clock is available when the sub clock or on-chip oscillator clock is active.

## 7.6 Clock Output Function

Low speed clocks, f8, and f32 can be output from the CLKOUT pin.

Table 7.3 lists the CLKOUT pin functions.

**Table 7.3 CLKOUT Pin Functions**

CM0 Register (1)		CLKOUT Pin Function
CM01	CM00	
0	0	I/O port P5_3
0	1	Output a low speed clock
1	0	Output f8
1	1	Output f32


Note:

1. Set the PRC0 bit in the PRCR register 1 (write enabled) before rewriting this register.

## 7.7 Power Control

Power control has three modes: wait mode, stop mode, and normal operating mode.

The name “normal operating mode” is used restrictively in this chapter, and it indicates all other modes except wait mode and stop mode. Figure 7.17 shows a block diagram of the state transition in normal operating mode, stop mode, and wait mode.



**Figure 7.17 State Transition in Stop Mode and Wait Mode**

### 7.7.1 Normal Operating Mode

Normal operating mode is classified into the five modes shown below.

In normal operating mode, the CPU clock and peripheral clock are provided to operate the CPU and peripherals. Power consumption is controlled by the CPU clock frequency. The higher the CPU clock frequency is, the more processing power increases. The lower the CPU clock frequency is, the less power consumption is required. Power consumption can be reduced by stopping oscillators that are not being used.

#### (1) PLL Mode (high speed mode)

In this mode, the PLL clock is selected as the base clock source, and the main clock is provided as the reference clock source for the PLL frequency synthesizer. High speed mode enables the CPU to operate at the maximum operating frequency. The PLL clock divided by 2 becomes the base clock. The base clock frequency should be identical to that of the CPU clock.  $f_{AD}$ ,  $f_1$ ,  $f_8$ ,  $f_{32}$ , and  $f_{2n}$  can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided,  $f_{C32}$  can be used as the count source for timers A and B.

#### (2) PLL Mode (medium speed mode)

This mode indicates all modes in PLL mode except high speed mode. The PLL clock divided by 2, 3, 4, or 6 becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock.  $f_{AD}$ ,  $f_1$ ,  $f_8$ ,  $f_{32}$ , and  $f_{2n}$  can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided,  $f_{C32}$  can be used as the count source for timers A and B.

#### (3) Low Speed Mode

In this mode, a low speed clock is used as the base clock source. The low speed clock becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock.  $f_{AD}$ ,  $f_1$ ,  $f_8$ ,  $f_{32}$ , and  $f_{2n}$  can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided,  $f_{C32}$  can be used as the count source for timers A and B.

#### (4) Low Power Mode

This is a state where the main clock oscillator and the PLL frequency synthesizer are stopped after switching to low speed mode. The sub clock or the on-chip oscillator clock divided by 4 becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock.  $f_{C32}$ , which is the only peripheral clock available, can be used as the count source for timers A and B. By setting the MRS bit in the VRCCR register to 1 (main regulator stopped), this mode consumes even less power than the modes above.

#### (5) PLL Self-oscillation Mode

In this mode, the PLL clock is selected as the base clock source, and the main clock is not provided as the reference clock source for the PLL frequency synthesizer. The PLL frequency synthesizer self-oscillates at its own frequency. The PLL clock divided by 2, 3, 4, or 6 becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock.  $f_{AD}$ ,  $f_1$ ,  $f_8$ ,  $f_{32}$ , and  $f_{2n}$  can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided,  $f_{C32}$  can be used as the count source for timers A and B.

The state transition within normal operating mode can be very complicated; therefore only the block diagrams of typical state transitions are shown. Figures 7.18 to 7.20 show block diagrams of the respective state transitions: state when the sub clock is used, state when the main clock divided by 256 is used, and state when the on-chip oscillator clock is used. As for the state transitions other than the above, setting of each register and the usage notes below can be used as references.

- PLL can be switched from PLL oscillating to self-oscillating by setting the SEO bit in the PLC1 register to 1. Set the SEO bit to 1 (self-oscillating) before setting the CM05 bit in the CM0 register to 0 (main clock oscillator disabled) to stop the main clock.
- The divide ratio of the clock should be increased and the frequency should be decreased by using bits BCD1 to BCD0 in the CCR register or bits PM36 to PM35 in the PM3 register before setting the SEO bit to 0 (PLL oscillating) in order to switch back PLL self-oscillation mode to PLL mode. Set back the settings of bits BCD1 to BCD0 and bits PM36 to PM35 once PLL oscillation is stabilized after setting the SEO bit to 0.
- Before switching the CPU clock to another clock, that clock should be stabilized. In particular, the sub clock oscillator may require more time to stabilize <sup>(1)</sup>. Therefore, certain waiting time to switch should be taken by a program immediately after turning the MCU on or exiting stop mode.

Note:

1. Contact the oscillator manufacturer for details on oscillator stabilization time.




Figure 7.18 State Transition When Using the Sub Clock




Figure 7.19 State Transition When Using the Main Clock Divided by 256




Figure 7.20 State Transition When Using the On-chip Oscillator Clock



## 7.7.2 Wait Mode

The base clock stops in wait mode, so clocks generated by the base clock, the CPU clock and peripheral bus clock, stop running as well. Thus the CPU and watchdog timer, operated by these two clocks, also stop. However, the watchdog timer continues operating when the PM22 bit in the PM2 register is 1 (on-chip oscillator selected as count source for the watchdog timer). Since the main clock, sub clock, PLL clock, and on-chip oscillator clock continue running, the peripherals using these clocks also continue operating.

### 7.7.2.1 Peripheral Clock Source Stop Function

When the CM02 bit in the CM0 register is 1 (peripheral clock source stopped in wait mode), power consumption is reduced since peripheral clocks f1, f8, f32, f2n (when the clock source is the peripheral clock source), and fAD stop running in wait mode. fC32 and f2n (when the clock source is the main clock) do not stop running.

### 7.7.2.2 Entering Wait Mode

To enter wait mode, the following procedures should be completed before the WAIT instruction is executed.

- Initial setting
  - Set the wake-up interrupt priority level (bits RLVL2 to RLVL0 in registers RIPL1 and RIPL2) to 7. Then set each interrupt request level.
- Steps before entering wait mode
  - (1) Set the I flag to 0.
  - (2) Set the interrupt request level for each interrupt source (interrupt number from 1 to 127) to 0, if its interrupt request level is not 0.
  - (3) Perform a dummy read of any of the interrupt control registers.
  - (4) Set the processor interrupt priority level (IPL) in the flag register to 0.
  - (5) Enable interrupts temporarily by executing the following instructions:
 

```
FSET I
NOP
NOP
FCLR I
```
  - (6) Set the interrupt request level for the interrupt to exit wait mode. Do not rewrite the interrupt control register after this step.
  - (7) Set the IPL in the flag register.
  - (8) Set the interrupt priority level for resuming to the same level as the IPL.
 

Interrupt request level for the interrupt to exit wait mode > IPL = Interrupt priority level for resuming
  - (9) Set the CM20 bit in the CM2 register to 0 (disable oscillator stop detection) when the oscillator stop detection is used.
  - (10) Enter either low speed mode or low power mode.
  - (11) Set the I flag to 1.
  - (12) Execute the WAIT instruction.
- After exiting wait mode
  - Set the wake-up interrupt priority level to 7 immediately after exiting wait mode.

### 7.7.2.3 Pin State in Wait Mode

Table 7.4 lists the pin state in wait mode.

**Table 7.4 Pin State in Wait Mode**

Pin		State in Wait Mode
Ports		The state immediately before entering wait mode is held
DA0, DA1		The state immediately before entering wait mode is held
CLKOUT	When a low speed clock is selected	The clock is output
	When f8 or f32 is selected	The clock is output when the CM02 bit in the CM0 register is 0 (no peripheral clock source stopped in wait mode). The state immediately before entering wait mode is held when the CM02 bit is 1 (peripheral clock source stopped in wait mode)

### 7.7.2.4 Exiting Wait Mode

The MCU exits wait mode by a hardware reset, an NMI, or a peripheral interrupt assigned to software interrupt number from 0 to 63.

To exit wait mode using either a hardware reset or NMI, without using peripheral interrupts, set bits ILVL2 to ILVL0 for the peripheral interrupts to 000b (interrupt disabled) before executing the WAIT instruction.

The CM02 bit setting in the CM0 register affects the peripheral interrupts. When the CM02 bit is 0 (peripheral clock source not stopped in wait mode), peripheral interrupts for software interrupt numbers from 0 to 63 can be used to exit wait mode. When this bit is 1 (peripheral clock source stopped in wait mode), peripherals operated using clocks (f1, f8, f32, f2n whose clock source is the peripheral clock source, and fAD) generated by the peripheral clock source stop operating. Therefore, the peripheral interrupts cannot be used to exit wait mode. However, peripherals operated using clocks which are independent from the peripheral clock source (fC32, external clock, and f2n whose clock source is the main clock) do not stop operating. Thus, interrupts generated by these peripherals and assigned to software interrupt numbers from 0 to 63 can be used to exit wait mode.

The CPU clock used when exiting wait mode by a peripheral interrupt or an NMI is the same clock used when the WAIT instruction is executed.

Table 7.5 lists interrupts used to exit wait mode and usage conditions.

**Table 7.5 Interrupts for Exiting Wait Mode and Usage Conditions**

Interrupt	When the CM02 Bit is 0	When the CM02 Bit is 1
NMI	Available	Available
External interrupt <sup>(1)</sup>	Available	Available
Key input interrupt	Available	Available
Low voltage detection interrupt	Available	Available
Watchdog timer interrupt	Should not be used	Should not be used
Timer A interrupt Timer B interrupt	Available in any mode	Available in event counter mode, or when the count source is fC32 or f2n (when the main clock is selected as the clock source)
Serial interface interrupt <sup>(2)</sup>	Available when an internal or external clock is used	Available when the external clock or f2n (when the main clock is selected as the clock source) is used
A/D conversion interrupt	Available in single mode or single-sweep mode	Should not be used
Intelligent I/O interrupt	Available	Should not be used
LIN Low detection interrupt	Available	Available
CAN wake-up interrupt	Available	Available

Notes:

1. INT6 to INT8 are available in the intelligent I/O interrupt only.
2. UART3 and UART4 are excluded.

### 7.7.3 Stop Mode

In stop mode, all of the clocks, except for those that are protected, stop running. That is, the CPU and peripherals, operated by the CPU clock and peripheral clock, also stop. This mode saves the most power.

#### 7.7.3.1 Entering Stop Mode

To enter stop mode, the following procedures should be done before the STOP instruction is executed.

- Initial setting
  - Set the wake-up interrupt priority level (bits RLVL2 to RLVL0 in registers RIPL1 and RIPL2) to 7.
  - Then set each interrupt request level.
- Steps before entering stop mode
  - (1) Set the I flag to 0.
  - (2) Set the interrupt request level for each interrupt source (interrupt number from 1 to 127) to 0, if the interrupt request level is not 0.
  - (3) Perform a dummy read of any of the interrupt control registers.
  - (4) Set the processor interrupt priority level (IPL) in the flag register to 0.
  - (5) Enable interrupts temporarily by executing the following instructions:
 

```
FSET I
NOP
NOP
FCLR I
```
  - (6) Set the interrupt request level for the interrupt to exit stop mode.
    - Do not rewrite the interrupt control register after this step.
  - (7) Set the IPL in the flag register.
  - (8) Set the interrupt priority level for resuming to the same level as the IPL.
    - Interrupt request level for the interrupt to exit stop mode > IPL = Interrupt priority level for resuming
  - (9) Set the CM20 bit in the CM2 register to 0 (oscillator stop detection disabled) when the oscillator stop detection is used.
  - (10) Change the base clock to either the main clock divided by 256 (f256) or the on-chip oscillator clock divided by 4 (fOCO4).
  - (11) Set the I flag to 1.
  - (12) Execute the STOP instruction.
- After exiting stop mode
  - Set the wake-up interrupt priority level to 7 immediately after exiting stop mode.

### 7.7.3.2 Pin State in Stop Mode

Table 7.6 lists the pin state in stop mode.

**Table 7.6 Pin State in Stop Mode**

Pin		State in Stop Mode
Ports		The state immediately before entering stop mode is held
DA0, DA1		The state immediately before entering stop mode is held
CLKOUT	When a low speed clock is selected	High
	When f8 or f32 is selected	The state immediately before entering stop mode is held
XIN		High-impedance
XOUT		High
XCIN, XCOUT		High-impedance

### 7.7.3.3 Exiting Stop Mode

The MCU exits stop mode by a hardware reset, NMI, low voltage detection interrupt, or a peripheral interrupt assigned to software interrupt number from 0 to 63.

To exit stop mode using either a hardware reset or NMI, without using peripheral interrupts, set bits ILVL2 to ILVL0 for the peripheral interrupts to 000b (interrupt disabled) before executing the STOP instruction.

The CPU clock used when exiting stop mode by a peripheral interrupt or NMI is the same clock used when the STOP instruction is executed.

Table 7.7 lists interrupts used to exit stop mode and usage conditions.

**Table 7.7 Interrupts for Exiting Stop Mode and Usage Conditions**

Interrupt	Usage Condition
NMI	
Low voltage detection interrupt	
External interrupt	INT6 to INT8 are available when intelligent I/O interrupt is used
Key input interrupt	
Timer A interrupt Timer B interrupt	Available when a timer counts an external pulse with a frequency of 100 Hz or less in event counter mode
Serial interface interrupt (1)	Available when an external clock is used
LIN Low detection interrupt	
CAN wake-up interrupt	

Note:

1. UART3 and UART4 are excluded.

## 7.8 System Clock Protection

The system clock protection disables clock change when the PLL clock is selected as the base clock source. This prevents the CPU clock from stopping due to a runaway program.

When the PM21 bit in the PM2 register is set to 1 (clock change disabled), the following bits cannot be written to:

- Bits CM02 and CM05 in the CM0 register
- The CM10 bit in the CM1 register
- The CM20 bit in the CM2 register
- The PM27 bit in the PM2 register

To use the system clock protection, set the CM05 bit in the CM0 register to 0 (main clock oscillator enabled) and the BCS bit in the CCR register to 0 (PLL clock selected as base clock source) before the following procedure is done:

- (1) Set the PRC1 bit in the PRCR register to 1 (write to the PM2 register enabled).
- (2) Set the PM21 bit in the PM2 register to 1 (clock change disabled).
- (3) Set the PRC1 bit in the PRCR register to 0 (write to the PM2 register disabled).

## 7.9 Notes on Clock Generator

### 7.9.1 Sub Clock

#### 7.9.1.1 Oscillator Constant Matching

The constant matching of the sub clock oscillator should be evaluated in both cases when the drive strength is high and low.

Contact the oscillator manufacturer for details on the oscillation circuit constant matching.

### 7.9.2 Power Control

Do not switch the base clock source until the oscillation of the clock to be used has stabilized. However, this does not apply to the on-chip oscillator since it starts running immediately after the CM31 bit in the CM3 register is set to 1.

To switch the base clock source from the PLL clock to a low speed clock, use the MOV.L or OR.L instruction to set the BCS bit in the CCR register to 1.

- Program example in assembly language

```
OR.L    #80h, 0004h
```

- Program example in C language

```
asm("OR.L #80h, 0004h");
```

#### 7.9.2.1 Stop Mode

- To exit stop mode using a reset, apply a low signal to the  $\overline{\text{RESET}}$  pin until the main clock oscillation stabilizes.

#### 7.9.2.2 Suggestions for Power Saving

The following are suggestions to reduce power consumption when programming or designing systems.

- I/O pins:  
If inputs are floating, both transistors may be conducting. Set unassigned pins to input mode and connect each of them to VSS via a resistor, or set them to output mode and leave them open.
- A/D converter:  
When not performing the A/D conversion, set the VCUT bit in the AD0CON1 register to 0 (VREF disconnected). To perform the A/D conversion, set the VCUT bit to 1 (VREF connected) and wait at least 1  $\mu\text{s}$  before starting conversion.
- D/A converter:  
When not performing the D/A conversion, set the DAiE bit in the DACON register (i = 0, 1) to 0 (output disabled) and the DAi register to 00h.
- Peripheral clock stop:  
When entering wait mode, power consumption can be reduced by setting the CM02 bit in the CM0 register to 1 to stop the peripheral clock source. However, this setting does not stop the fC32.

## 8. Bus

This MCU has a fast bus (CPU bus) and a slow bus (peripheral bus). Figure 8.1 shows a block diagram of the bus.




Figure 8.1 Bus Block Diagram

### 8.1 Bus Setting

The bus setting is controlled by the PBC register.

Table 8.1 lists the bus setting and its source.

Table 8.1 Bus Setting and Source

Bus Setting	Source
Internal SFR bus timing	PBC register



## 8.2 Peripheral Bus Timing Setting

The 16-/32-bit wide peripheral bus operates at a frequency up to 32 MHz (the theoretical value and the maximum frequency of each product group are as defined by  $f(\text{BCLK})$  in 29. "Electrical Characteristics"). The timing adjustment and bus-width conversion with the faster, 64-bit wide CPU bus are controlled in the bus interface unit (BIU).

Figure 8.2 shows the PBC register which determines the peripheral bus timing.




Figure 8.2 PBC Register

## 9. Protection

This function protects important registers from being easily overwritten when a program goes out of control. Registers used to protect other registers from being rewritten are as follows: PRCR, PRCR2 to PRCR4, and PRR.


### 9.1 Protect Register (PRCR Register)

Figure 9.1 shows the PRCR register. Registers protected by bits in the PRCR register are listed in Table 9.1.

**Table 9.1 Registers Protected by the PRCR Register**

Bit	Protected Registers
PRC0	CM0, CM1, CM2, and PM3
PRC1	PM0, PM2, INVC0, INVC1, and IOBC
PRC2	PLC0, PLC1, PD9, and P9_iS (i = 0 to 7)


The PRC2 bit becomes 0 (write disabled) when a write operation is performed in any other address after this bit is set to 1 (write enabled). Set the PRC2 bit to 1 just before rewriting registers PD9, P9\_iS, PLC0, and PLC1 (i = 0 to 7). No interrupt handling or DMA transfers should be inserted between these two instructions. Bits PRC1 and PRC0 do not become 0 even if a write operation is performed in any other address. These bits should be set to 0 by a program.



**Figure 9.1 PRCR Register**

## 9.2 Protect Register 2 (PRCR2 Register)

Figure 9.2 shows the PRCR2 register which protects the CM3 register only.




**Figure 9.2 PRCR2 Register**

## 9.3 Protect Register 3 (PRCR3 Register)

Figure 9.3 shows the PRCR3 register. Registers protected by the bits in the PRCR3 register are listed in Table 9.2.

**Table 9.2 Registers Protected by the PRCR3 Register (i = 0 to 7)**

Bit	Protected Registers
PRC30	PD3, P3_iS, PD7, P7_iS, PD8, and P8_iS
PRC31	VR CR, LVDC, and DVCR




**Figure 9.3 PRCR3 Register**

## 9.4 Protect Register 4 (PRCR4 Register)

Figure 9.4 shows the PRCR4 register. Registers protected by the bits in the PRCR4 register are listed in Table 9.3.

**Table 9.3 Registers Protected by the PRCR4 Register**

Bit	Protected Registers
PRC40	WDTS
PRC41	E2FM




**Figure 9.4 PRCR4 Register**

## 9.5 Protect Release Register (PRR Register)

Figure 9.5 shows the PRR register. Registers protected by the PRR register are as follows: CCR, FMCR, PBC, and FEBC.

To write to the registers above, the PRR register should be set to AAh (write enabled). Otherwise, the PRR register should be set to any value other than AAh to protect the above registers from unexpected write accesses.




**Figure 9.5 PRR Register**

## 10. Interrupts

### 10.1 Interrupt Types

Figure 10.1 shows the types of interrupts.



**Figure 10.1 Interrupts**

Interrupts are also classified into maskable/non-maskable.

#### (1) Maskable Interrupts

Maskable interrupts can be disabled by the interrupt enable flag (I flag).  
The priority can be configured by assigning an interrupt request level.

#### (2) Non-maskable Interrupts

Maskable interrupts cannot be disabled by the interrupt enable flag (I flag).  
The interrupt priority cannot be configured.

## 10.2 Software Interrupts

Software interrupts are non-maskable. A software interrupt occurs by executing an instruction. There are five types of software interrupts shown below.

### (1) Undefined Instruction Interrupt

This interrupt occurs when the UND instruction is executed.

### (2) Overflow Interrupt

This interrupt occurs when the INTO instruction is executed while the O flag is 1. The following instructions may change the O flag to 1, depending on the operation result:

ABS, ADC, ADCF, ADD, ADDF, ADSF, CMP, CMPF, CNVIF, DIV, DIVF, DIVU, DIVX, EDIV, EDIVU, EDIVX, MUL, MULF, MULU, MULX, NEG, RMPA, ROUND, SBB, SCMPU, SHA, SUB, SUBF, SUNTIL, and SWHILE

### (3) BRK Instruction Interrupt

This interrupt occurs when the BRK instruction is executed.

### (4) BRK2 Instruction Interrupt

This interrupt occurs when the BRK2 instruction is executed.

This interrupt is only meant for use as a development support tool and users are not allowed to use it.

### (5) INT Instruction Interrupt

This interrupt occurs when the INT instruction is executed with a selected software interrupt number from 0 to 255. Software interrupt numbers 0 to 127 are designated for peripheral interrupts. That is, the INT instruction with a software interrupt number from 0 to 127 has the same interrupt handler as that for peripheral interrupts.

The stack pointer (SP) used for this interrupt differs depending on the software interrupt numbers. For software interrupt numbers 0 to 127, when an interrupt request is accepted, the U flag is saved and set to 0 to select the interrupt stack pointer (ISP) during the interrupt sequence. The saved data of the U flag is restored upon returning from the interrupt handler. For software interrupt numbers 128 to 255, the stack pointer does not change during the interrupt sequence.

## 10.3 Hardware Interrupts

There are two kinds of hardware interrupts: special interrupts and peripheral interrupts. In peripheral interrupts, only one interrupt with the highest priority can be specified as a fast interrupt.

### 10.3.1 Special Interrupts

Special interrupts are non-maskable. There are five special interrupts shown below.

(1) NMI (Non Maskable Interrupt)

This interrupt occurs when an input signal at the  $\overline{\text{NMI}}$  pin switches from high to low. Refer to 10.11 “NMI” for details.

(2) Watchdog Timer Interrupt

The watchdog timer generates this interrupt. Refer to 11. “Watchdog Timer” for details.

(3) Oscillator Stop Detection Interrupt

This interrupt occurs when the MCU detects a main clock oscillator stop. Refer to 7.2 “Oscillator Stop Detection” for details.

(4) Low Voltage Detection Interrupt

This interrupt occurs when a low voltage input to VCC is detected by the voltage detector. Refer to 6.2 “Low Voltage Detector” for details.

(5) Single-step Interrupt

This interrupt is only meant for use as a development support tool and users are not allowed to use it.

### 10.3.2 Peripheral Interrupts

Peripheral interrupts occur when an interrupt request from a peripheral in the MCU is accepted. They share the interrupt vector with software interrupt numbers 0 to 127 for the INT instruction. Peripheral interrupts are maskable.

Refer to Tables 10.2 to 10.5 for details on the interrupt sources. Refer to the relevant descriptions for details on each function.



## 10.4 Fast Interrupt

A fast interrupt enables the CPU to accelerate interrupt response. In peripheral interrupts, only one interrupt with the highest priority can be specified as the fast interrupt.

Use the following procedure to enable a fast interrupt:

- (1) Set the both FSIT bit in registers RIPL1 and RIPL2 to 1 (interrupt request level 7 available for fast interrupt).
- (2) Set the both DMAII bit in registers RIPL1 and RIPL2 to 0 (interrupt request level 7 available for interrupts).
- (3) Set the start address of the fast interrupt handler to the VCT register.


Under the conditions above, bits ILVL2 to ILVL0 in the interrupt control register should be set to 111b (level 7) to enable the fast interrupt. No other interrupts should be set to interrupt request level 7.

When the fast interrupt is accepted, the flag register (FLG) and program counter (PC) are saved to the save flag register (SVF) and save PC register (SVP), respectively. The program is executed from the address indicated by the VCT register.

To return from the fast interrupt handler, the FREIT instruction should be executed. The values saved into registers SVF and SVP are restored to the FLG register and PC, respectively.

## 10.5 Interrupt Vectors

Each interrupt vector has a 4-byte memory space, in which the start address of the associated interrupt handler is stored. When an interrupt request is accepted, a jump to the address set in the interrupt vector takes place. Figure 10.2 shows an interrupt vector.



**Figure 10.2** Interrupt Vector

### 10.5.1 Fixed Vector Table

The fixed vector table is allocated in addresses FFFFFFFDCh to FFFFFFFFh. Table 10.1 lists the fixed vector table.

**Table 10.1 Fixed Vector Table**

Interrupt Source	Vector Addresses (Address (L) to Address (H))	Remarks	Reference
Undefined instruction	FFFFFFDCh to FFFFFFFDFh	Interrupt by the UND instruction	R32C/100 Series Software Manual
Overflow	FFFFFFE0h to FFFFFFFE3h	Interrupt by the INTO instruction	
BRK instruction	FFFFFFE4h to FFFFFFFE7h	If address FFFFFFFE7h is FFh, a jump to the interrupt vector of software interrupt number 0 in the relocatable vector table takes place	
—	FFFFFFE8h to FFFFFFFEBh	Reserved	
—	FFFFFFECh to FFFFFFFEFh	Reserved	
Watchdog timer Oscillator stop detection Low voltage detection	FFFFFFF0h to FFFFFFF3h	These addresses are shared by the watchdog timer interrupt, oscillator stop detection interrupt, and low voltage detection interrupt	11. "Watchdog Timer" 7. "Clock Generator" 6.2 "Low Voltage Detector"
—	FFFFFFF4h to FFFFFFF7h	Reserved	
NMI	FFFFFFF8h to FFFFFFFBh	External interrupt by the $\overline{\text{NMI}}$ pin	
Reset	FFFFFFFCh to FFFFFFFFh		5. "Resets"

### 10.5.2 Relocatable Vector Table

The relocatable vector table occupies a 1024-byte memory space from the start address set in the INTB register. Tables 10.2 to 10.5 list the relocatable vector table entries.

An address in a multiple of 4 should be set in the INTB register for a faster interrupt sequence.

**Table 10.2 Relocatable Vector Table (1/4)**

Interrupt Source	Vector Table Relative Addresses (Address (L) to Address (H)) <sup>(1)</sup>	Software Interrupt Number	Reference
BRK instruction <sup>(2)</sup>	+0 to +3 (0000h to 0003h)	0	R32C/100 Series Software Manual
Reserved	+4 to +7 (0004h to 0007h)	1	
Reserved	+8 to +11 (0008h to 000Bh)	2	17. "Serial Interface" (Reserved)
Reserved	+12 to +15 (000Ch to 000Fh)	3	
Reserved	+16 to +19 (0010h to 0013h)	4	
Reserved	+20 to +23 (0014h to 0017h)	5	
Reserved	+24 to +27 (0018h to 001Bh)	6	
Reserved	+28 to +31 (001Ch to 001Fh)	7	
DMA0 transfer complete	+32 to +35 (0020h to 0023h)	8	12. "DMAC"
DMA1 transfer complete	+36 to +39 (0024h to 0027h)	9	
DMA2 transfer complete	+40 to +43 (0028h to 002Bh)	10	
DMA3 transfer complete	+44 to +47 (002Ch to 002Fh)	11	
Timer A0	+48 to +51 (0030h to 0033h)	12	15.1 "Timer A"
Timer A1	+52 to +55 (0034h to 0037h)	13	
Timer A2	+56 to +59 (0038h to 003Bh)	14	
Timer A3	+60 to +63 (003Ch to 003Fh)	15	
Timer A4	+64 to +67 (0040h to 0043h)	16	
UART0 transmission, NACK <sup>(3)</sup>	+68 to +71 (0044h to 0047h)	17	
UART0 reception, ACK <sup>(3)</sup>	+72 to +75 (0048h to 004Bh)	18	
UART1 transmission, NACK <sup>(3)</sup>	+76 to +79 (004Ch to 004Fh)	19	
UART1 reception, ACK <sup>(3)</sup>	+80 to +83 (0050h to 0053h)	20	
Timer B0	+84 to +87 (0054h to 0057h)	21	15.2 "Timer B"
Timer B1	+88 to +91 (0058h to 005Bh)	22	
Timer B2	+92 to +95 (005Ch to 005Fh)	23	
Timer B3	+96 to +99 (0060h to 0063h)	24	
Timer B4	+100 to +103 (0064h to 0067h)	25	
INT5	+104 to +107 (0068h to 006Bh)	26	
INT4	+108 to +111 (006Ch to 006Fh)	27	
INT3	+112 to +115 (0070h to 0073h)	28	
INT2	+116 to +119 (0074h to 0077h)	29	
INT1	+120 to +123 (0078h to 007Bh)	30	
INT0	+124 to +127 (007Ch to 007Fh)	31	
Timer B5	+128 to +131 (0080h to 0083h)	32	15.2 "Timer B"

## Notes:

- Each entry is relative to the base address in the INTB register.
- Interrupts from this source cannot be disabled by the I flag.
- In I<sup>2</sup>C mode, interrupts are generated by NACK, ACK, or detection of a START condition/STOP condition.

**Table 10.3 Relocatable Vector Table (2/4)**

Interrupt Source	Vector Table Relative Addresses (Address (L) to Address (H)) (1)	Software Interrupt Number	Reference
UART2 transmission, NACK (2)	+132 to +135 (0084h to 0087h)	33	17. "Serial Interface"
UART2 reception, ACK (2)	+136 to +139 (0088h to 008Bh)	34	
Reserved	+140 to +143 (008Ch to 008Fh)	35	
Reserved	+144 to +147 (0090h to 0093h)	36	
Reserved	+148 to +151 (0094h to 0097h)	37	
Reserved	+152 to +155 (0098h to 009Bh)	38	
START condition detection or STOP condition detection (UART2) (2)	+156 to +159 (009Ch to 009Fh)	39	
START condition detection or STOP condition detection (UART0) (2)	+160 to +163 (00A0h to 00A3h)	40	
START condition detection or STOP condition detection (UART1) (2)	+164 to +167 (00A4h to 00A7h)	41	
A/D0	+168 to +171 (00A8h to 00ABh)	42	
Key input	+172 to +175 (00ACh to 00AFh)	43	10.12 "Key Input Interrupt"
Intelligent I/O interrupt 0	+176 to +179 (00B0h to 00B3h)	44	10.13 "Intelligent I/O Interrupt", 22. "Intelligent I/O"
Intelligent I/O interrupt 1	+180 to +183 (00B4h to 00B7h)	45	
Intelligent I/O interrupt 2	+184 to +187 (00B8h to 00BBh)	46	
Intelligent I/O interrupt 3	+188 to +191 (00BCh to 00BFh)	47	
Intelligent I/O interrupt 4	+192 to +195 (00C0h to 00C3h)	48	
Intelligent I/O interrupt 5	+196 to +199 (00C4h to 00C7h)	49	
Intelligent I/O interrupt 6	+200 to +203 (00C8h to 00CBh)	50	
Intelligent I/O interrupt 7	+204 to +207 (00CCh to 00CFh)	51	
Intelligent I/O interrupt 8	+208 to +211 (00D0h to 00D3h)	52	
Intelligent I/O interrupt 9	+212 to +215 (00D4h to 00D7h)	53	
Intelligent I/O interrupt 10	+216 to +219 (00D8h to 00DBh)	54	
Intelligent I/O interrupt 11	+220 to +223 (00DCh to 00DFh)	55	
Reserved	+224 to +227 (00E0h to 00E3h)	56	25. "CAN Module"
Reserved	+228 to +231 (00E4h to 00E7h)	57	
CAN0 wakeup	+232 to +235 (00E8h to 00EBh)	58	
CAN1 wakeup	+236 to +239 (00ECh to 00EFh)	59	
CAN2 wakeup	+240 to +243 (00F0h to 00F3h)	60	24. "LIN Module"
Reserved	+244 to +247 (00F4h to 00F7h)	61	
LIN0 Low detection	+248 to +251 (00F8h to 00FBh)	62	
LIN1 Low detection	+252 to +255 (00FCh to 00FFh)	63	

## Notes:

- Each entry is relative to the base address in the INTB register.
- In I<sup>2</sup>C mode, interrupts are generated by NACK, ACK, or detection of a START condition/STOP condition.

**Table 10.4 Relocatable Vector Table (3/4) (1)**

Interrupt Source	Vector Table Relative Addresses (Address (L) to Address (H)) (2)	Software Interrupt Number	Reference
Serial bus interface 0	+256 to +259 (0100h to 0103h)	64	23. "Serial Bus Interface"
Serial bus interface 1	+260 to +263 (0104h to 0107h)	65	
Serial bus interface 2	+264 to +267 (0108h to 010Bh)	66	
Reserved	+268 to +271 (010Ch to 010Fh)	67	
Reserved	+272 to +275 (0110h to 0113h)	68	
Reserved	+276 to +279 (0114h to 0117h)	69	
Reserved	+280 to +283 (0118h to 011Bh)	70	
Reserved	+284 to +287 (011Ch to 011Fh)	71	
Reserved	+288 to +291 (0120h to 0123h)	72	
Reserved	+292 to +295 (0124h to 0127h)	73	
Reserved	+296 to +299 (0128h to 012Bh)	74	
Reserved	+300 to +303 (012Ch to 012Fh)	75	
Reserved	+304 to +307 (0130h to 0133h)	76	
Reserved	+308 to +311 (0134h to 0137h)	77	
Reserved	+312 to +315 (0138h to 013Bh)	78	
Reserved	+316 to +319 (013Ch to 013Fh)	79	
CAN0 transmit FIFO	+320 to +323 (0140h to 0143h)	80	25. "CAN Module"
CAN0 receive FIFO	+324 to +327 (0144h to 0147h)	81	
CAN1 transmit FIFO	+328 to +331 (0148h to 014Bh)	82	
CAN1 receive FIFO	+332 to +335 (014Ch to 014Fh)	83	
CAN2 transmit FIFO	+336 to +339 (0150h to 0153h)	84	
CAN2 receive FIFO	+340 to +343 (0154h to 0157h)	85	
Reserved	+344 to +347 (0158h to 015Bh)	86	
Reserved	+348 to +351 (015Ch to 015Fh)	87	
E <sup>2</sup> dataFlash	+352 to +355 (0160h to 0163h)	88	28. "E2PROM Emulation Data Flash"
Reserved	+356 to +359 (0164h to 0167h)	89	
Reserved	+360 to +363 (0168h to 016Bh)	90	
Reserved	+364 to +367 (016Ch to 016Fh)	91	
Reserved	+368 to +371 (0170h to 0173h)	92	
INT8	+372 to +375 (0174h to 0177h)	93	10.10 "External Interrupt"
INT7	+376 to +379 (0178h to 017Bh)	94	
INT6	+380 to +383 (017Ch to 017Fh)	95	

## Notes:

1. Entries in this table cannot be used to exit wait mode or stop mode.
2. Each entry is relative to the base address in the INTB register.

**Table 10.5 Relocatable Vector Table (4/4) (1)**

Interrupt Source	Vector Table Relative Addresses (Address (L) to Address (H)) (2)	Software Interrupt Number	Reference
CAN0 transmission	+384 to +387 (0180h to 0183h)	96	25. "CAN Module"
CAN0 reception	+388 to +391 (0184h to 0187h)	97	
CAN0 error	+392 to +395 (0188h to 018Bh)	98	
CAN1 transmission	+396 to +399 (018Ch to 018Fh)	99	
CAN1 reception	+400 to +403 (0190h to 0193h)	100	
CAN1 error	+404 to +407 (0194h to 0197h)	101	
CAN2 transmission	+408 to +411 (0198h to 019Bh)	102	
CAN2 reception	+412 to +415 (019Ch to 019Fh)	103	
CAN2 error	+416 to +419 (01A0h to 01A3h)	104	
Reserved	+420 to +423 (01A4h to 01A7h)	105	
Reserved	+424 to +427 (01A8h to 01ABh)	106	
Reserved	+428 to +431 (01ACh to 01AFh)	107	
Reserved	+432 to +435 (01B0h to 01B3h)	108	
Reserved	+436 to +439 (01B4h to 01B7h)	109	
Reserved	+440 to +443 (01B8h to 01BBh)	110	
Reserved	+444 to +447 (01BCh to 01BFh)	111	
Reserved	+448 to +451 (01C0h to 01C3h)	112	
Reserved	+452 to +455 (01C4h to 01C7h)	113	
Reserved	+456 to +459 (01C8h to 01CBh)	114	
Reserved	+460 to +463 (01CCh to 01CFh)	115	
LIN0_0	+464 to +467 (01D0h to 01D3h)	116	24. "LIN Module"
LIN0_1	+468 to +471 (01D4h to 01D7h)	117	
LIN0_2	+472 to +475 (01D8h to 01DBh)	118	
LIN0_3	+476 to +479 (01DCh to 01DFh)	119	
LIN1_0	+480 to +483 (01E0h to 01E3h)	120	
LIN1_1	+484 to +487 (01E4h to 01E7h)	121	
LIN1_2	+488 to +491 (01E8h to 01EBh)	122	
LIN1_3	+492 to +495 (01ECh to 01EFh)	123	
UART3 transmission	+496 to +499 (01F0h to 01F3h)	124	17. "Serial Interface"
UART3 reception	+500 to +503 (01F4h to 01F7h)	125	
UART4 transmission	+504 to +507 (01F8h to 01FBh)	126	
UART4 reception	+508 to +511 (01FCh to 01FFh)	127	
INT instruction (3)	+0 to +3 (0000h to 0003h) to +1020 to +1023 (03FCh to 03FFh)	0 to 255	10.2 "Software Interrupts"

## Notes:

1. Entries in this table cannot be used to exit wait mode or stop mode.
2. Each entry is relative to the base address in the INTB register.
3. Interrupts from this source cannot be disabled by the I flag.

## 10.6 Interrupt Request Acceptance

Software interrupts and special interrupts are accepted whenever their interrupt request is generated. Peripheral interrupts, however, are only accepted if the conditions below are met:

- I flag is 1
- IR bit is 1
- Bits ILVL2 to ILVL0 > IPL

The I flag, IPL, IR bit, and bits ILVL2 to ILVL0 do not affect each other. The I flag and IPL are in the FLG register. The IR bit and bits ILVL2 to ILVL0 are in the interrupt control register.

The following section describes these flag and bits.

### 10.6.1 I Flag and IPL

The I flag (interrupt enable flag) enables or disables maskable interrupts. When the I flag is set to 1 (enabled), all maskable interrupts are enabled; when it is set to 0 (disabled), they are disabled. The I flag becomes 0 after a reset.

The IPL (processor interrupt priority level) consists of 3 bits and indicates eight interrupt priority levels from 0 to 7. An interrupt becomes acceptable when its interrupt request level is higher than the specified IPL (bits ILVL2 to ILVL0 > IPL).


Table 10.6 lists interrupt request levels classified by the IPL.

**Table 10.6 Acceptable Interrupt Request Levels and IPL**

IPL			Acceptable Interrupt Request Levels
IPL2	IPL1	IPL0	
1	1	1	All maskable interrupts are disabled
1	1	0	Level 7 only
1	0	1	Level 6 and above
1	0	0	Level 5 and above
0	1	1	Level 4 and above
0	1	0	Level 3 and above
0	0	1	Level 2 and above
0	0	0	Level 1 and above


## 10.6.2 Interrupt Control Registers

Each peripheral interrupt is controlled by an interrupt control register. Figures 10.3 and 10.4 show the interrupt control registers.



**Figure 10.3 Interrupt Control Register (1/2)**





**Figure 10.4 Interrupt Control Register (2/2)**

#### Bits ILVL2 to ILVL0

The interrupt request level is selected by setting bits ILVL2 to ILVL0. The higher the level is, the higher interrupt priority is.

When an interrupt request is generated, its request level is compared to the IPL. The interrupt is accepted only when the interrupt request level is higher than the IPL. When bits ILVL2 to ILVL0 are set to 000b, the interrupt is disabled.

#### IR bit

The IR bit becomes 1 (interrupt requested) when an interrupt request is generated; this bit setting is retained until the interrupt request is accepted. When the request is accepted and a jump to the corresponding interrupt vector takes place, the IR bit becomes 0 (no interrupt requested).

The IR bit can be set to 0 by a program. This bit should not be set to 1.

When rewriting the interrupt control register, no corresponding interrupt request should be generated. If there is a possibility that an interrupt request may be generated, disable the interrupt request before rewriting the register.

When enabling an interrupt immediately after changing the interrupt control register, insert NOPs between two instructions or perform a dummy read of the interrupt control register so that the interrupt enable flag (I flag) cannot become 1 (interrupt enabled) before writing to the interrupt control register is completed.

If an interrupt request is generated for the register being rewritten, the IR bit may not become 1 depending on the instruction being used. If it matters, use one of the following instructions to rewrite the register:

- AND
- OR
- BCLR
- BSET

If the AND or BCLR instruction is used to set the IR bit to 0, the IR bit may not become 0 as these instructions cause the interrupt request to be retained during the rewrite. To prevent this from happening, rewrite the register using the MOV instruction. To set just the IR bit to 0, first temporarily store the read value to memory or a CPU internal register, then execute either the AND or BCLR instruction in the stored area. After that, write the value back to the register using the MOV instruction.

### 10.6.3 Wake-up IPL Setting Register

Set the wake-up IPL setting registers (registers RIPL1 and RIPL2) when using an interrupt to exit wait or stop mode, or using the fast interrupt.

Refer to 7.7.2 “Wait Mode”, 7.7.3 “Stop Mode”, or 10.4 “Fast Interrupt” for details.

Figure 10.5 shows registers RIPL1 and RIPL2.




Figure 10.5 Registers RIPL1 and RIPL2

### 10.6.4 Interrupt Sequence

An interrupt sequence is performed from when an interrupt request has been accepted until the interrupt handler starts.

When an interrupt request is generated while an instruction is being executed, the requested interrupt is evaluated in the priority resolver after the current instruction is completed, and the interrupt sequence starts from the next cycle.

However, for instructions RMPA, SCMPU, SIN, SMOVB, SMOVF, SMOVU, SOUT, SSTR, SUNTIL, and SWHILE, when an interrupt request is generated while an instruction is being executed, the current instruction is suspended, and the interrupt sequence starts.


The interrupt sequence is as follows:

- (1) The CPU acknowledges the interrupt request to obtain the interrupt information (the interrupt number, and the interrupt request level) from the interrupt controller. Then the corresponding IR bit becomes 0 (no interrupt requested).
- (2) The FLG register value before the interrupt sequence is stored to a temporary register in the CPU. The temporary register is inaccessible to users.
- (3) The following bits in the FLG register become 0:
  - The I flag (interrupt enable flag): interrupt disabled
  - The D flag (debug flag): single-step interrupt disabled
  - The U flag (stack pointer select flag): ISP selected
- (4) The temporary register value in the CPU is saved to the stack, or to the SVF register in case of the fast interrupt.
- (5) The PC value is saved to the stack, or to the SVP register in case of the fast interrupt.
- (6) The interrupt request level for the accepted interrupt is set in the IPL (processor interrupt priority level).
- (7) The corresponding interrupt vector is read from the interrupt vector table.
- (8) This interrupt vector is stored into the PC.

After the interrupt sequence is completed, an instruction is executed from the start address of the interrupt handler.

### 10.6.5 Interrupt Response Time

The interrupt response time, as shown in Figure 10.6, consists of two non-overlapping time segments: (a) the period from when an interrupt request is generated until the instruction being executed is completed; and (b) the period required for the interrupt sequence.



**Figure 10.6** Interrupt Response Time

Period (a) varies depending on the instruction being executed. Instructions, such as LDCTX and STCTX in which registers are sequentially saved into or restored from the stack, require the longest time. For example, the STCTX instruction requires at least 30 cycles for 10 registers to be saved. It requires more time if the WAIT instruction is in the stack.

Period (b) is listed in Table 10.7.

**Table 10.7** Interrupt Sequence Execution Time <sup>(1)</sup>

Interrupt	Execution Time in Terms of CPU Clock
Peripherals	13 + $\alpha$ cycles <sup>(2)</sup>
INT instruction	11 cycles
NMI	10 cycles
Watchdog timer Oscillator stop detection Low voltage detection	11 cycles
Undefined instruction	12 cycles
Overflow	12 cycles
BRK instruction (relocatable vector table)	16 cycles
BRK instruction (fixed vector table)	19 cycles
BRK2 instruction	19 cycles
Fast interrupt	11 cycles

Notes:

1. These are the values when the interrupt vectors are aligned to the addresses in multiples of 4 in the internal ROM. However, the condition does not apply to the fast interrupt.
2.  $\alpha$  is the number of waits to access SFRs minus 2.

### 10.6.6 IPL after Accepting an Interrupt Request

When a peripheral interrupt request is accepted, the interrupt request level is set in the IPL (processor interrupt priority level).

Software interrupts and special interrupts have no interrupt request level. When these interrupt requests are accepted, the value listed in Table 10.8 is set in the IPL as the interrupt request level.

**Table 10.8** Interrupts without Interrupt Request Level and IPL


Interrupt Sources without Interrupt Request Level	IPL Value to be Set
NMI, watchdog timer, oscillator stop detection, low voltage detection	7
Reset	0
Software	Unchanged

### 10.6.7 Register Saving

In the interrupt sequence, the FLG register and PC values are saved to the stack, in that order. Figure 10.7 shows the stack status before and after an interrupt request is accepted.

In the fast interrupt sequence, the FLG register and PC values are saved to registers SVF and SVP, respectively.

If there are any other registers to be saved to the stack, save them at the beginning of the interrupt handler. A single PUSHM instruction saves all registers except the frame base register (FB) and stack pointer (SP).



**Figure 10.7** Stack Before and After an Interrupt Request is Accepted

## 10.7 Register Restoring from Interrupt Handler

When the REIT instruction is executed at the end of the interrupt handler, the FLG register and PC values, which are saved in the stack, are restored, and the program resumes the operation that was interrupted. In the fast interrupt, execute the FREIT instruction to restore them from the save registers, instead.

To restore the register values which are saved by software in the interrupt handler, use an instruction such as POPM before the REIT or FREIT instruction.

If the register bank is switched in the interrupt handler, the bank is automatically switched back to the original register bank by the REIT or FREIT instruction.

## 10.8 Interrupt Priority

If two or more interrupt requests are detected at an interrupt request sampling point, the interrupt request with higher priority is accepted.

For maskable interrupts (peripheral interrupts), the interrupt request level select bits (bits ILVL2 to ILVL0) select a request level. If two or more interrupt requests have the same request level, the interrupt with higher priority, predetermined by hardware, is accepted.

The priorities of the reset and special interrupts, such as the watchdog timer interrupt, are determined by the hardware. Note that the reset has the highest priority. The following is the priority order determined by the hardware:

Watchdog timer  
Reset > Oscillator stop detection > NMI > Peripherals  
Low voltage detection

Software interrupts are not governed by priority. A jump to the interrupt handler takes place whenever the relevant instruction is executed.

## 10.9 Priority Resolver

The priority resolver selects an interrupt that has the highest priority among requested interrupts detected at the same sampling point.

Figure 10.8 shows the priority resolver.




Figure 10.8 Priority Resolver




## 10.10 External Interrupt

An external interrupt occurs by an external input applied to the  $\overline{\text{INT}}_i$  pin ( $i = 0$  to 8). Set the LVS bit in the  $\text{INTiC}$  register to select whether an interrupt is triggered by the effective edge(s) (edge sensitive), or by the effective level (level sensitive) of the input signal. The polarity of the input signal is selected by setting the POL bit in the same register.


When using edge-triggered interrupts, setting the  $\text{IFSR0}_j$  bit in the  $\text{IFSR0}$  register to 1 (both edges) causes interrupt requests to be generated on both rising and falling edges of the external input applied to the  $\overline{\text{INT}}_j$  pin ( $j = 0$  to 5). This also applies to setting the  $\text{IFSR1}_n$  bit ( $n = m - 6$ ) in the  $\text{IFSR1}$  register to 1 (both edges) for the  $\overline{\text{INT}}_m$  pin ( $m = 6$  to 8). Set the POL bit in the corresponding register to 0 (falling edge) to set the  $\text{IFSR0}_j$  bit or the  $\text{IFSR1}_n$  bit to 1.

When using level-triggered interrupts, set the  $\text{IFSR0}_j$  or  $\text{IFSR1}_n$  bit to 0 (one edge). When an effective level, which is selected by the POL bit, is detected on the  $\overline{\text{INT}}_i$  pin, the IR bit in the  $\text{INTiC}$  register becomes 1. The IR bit does not become 0 even if the signal level at the  $\overline{\text{INT}}_i$  pin changes. This bit is set to 0 when the  $\text{INT}_i$  interrupt is accepted or it is set to 0 by a program.

Figures 10.9 and 10.10 show registers  $\text{IFSR0}$  and  $\text{IFSR1}$ , respectively.




**Figure 10.9**  $\text{IFSR0}$  Register



**Figure 10.10 IFSR1 Register**

The external interrupt signal has a digital filtering function for noise reduction. This function enables the interrupt controller to sample input signals with a selected clock and to pass pulses only which match the level three times sequentially.

Figures 10.11 to 10.13 show registers INTF0 to INTF2.



**Figure 10.11 INTF0 Register**




Figure 10.12 INTF1 Register





Figure 10.13 INTF2 Register

In the R32C/152 Group, each of the external interrupts  $\overline{\text{INT0}}$  to  $\overline{\text{INT7}}$  has two assigned pins. The external interrupt input pin select register shown in Figure 10.14 selects a pin to be used for interrupt input.



**Figure 10.14 INTSR Register**

## 10.11 NMI

The NMI (non maskable interrupt) occurs when an input signal at the  $\overline{\text{NMI}}$  pin switches from high to low. This non maskable interrupt is disabled after a reset. To enable this interrupt, set the PM24 bit in the PM2 register to 1 after setting the interrupt stack pointer (ISP) at the beginning of the program. The  $\overline{\text{NMI}}$  pin shares a pin with port P8\_5, which enables the P8\_5 bit in the P8 register to indicate the input level at the  $\overline{\text{NMI}}$  pin.

Note:


1. When not using the NMI, do not change the reset value of the PM24 bit in the PM2 register.

## 10.12 Key Input Interrupt

The key input interrupt is enabled by setting ports P10\_4 to P10\_7 as input ports.

The interrupt request is generated if any of the signals applied to ports P10\_4 to P10\_7 switch from high to low. This interrupt also functions as key wake-up to exit wait or stop mode. Figure 10.15 shows a block diagram of the key input interrupt. If any of the ports are held low, signals applied to other ports are not detected as interrupt request signals.

To use the key input interrupt, every register from P10\_4S to P10\_7S should be set to 00h (I/O port) and bits PD10\_4 to PD10\_7 should be set to 0 (input). This is the only setting available for the key input interrupt.



**Figure 10.15 Key Input Interrupt Block Diagram**

### 10.13 Intelligent I/O Interrupt

The intelligent I/O interrupt is assigned to software interrupt numbers 44 to 55.

Figure 10.16 shows a block diagram of the intelligent I/O interrupt. Figures 10.17 and 10.18 show registers IIOiIR and IIOiIE, respectively ( $i = 0$  to 11).

To use the intelligent I/O interrupt, set the IRLT bit in the IIOiIE register to 1 (interrupt requests used for interrupt).

The intelligent I/O interrupt has multiple request sources. When an interrupt request is generated with an intelligent I/O function, the corresponding bit in the IIOiIR register becomes 1 (interrupt requested). If the corresponding bit in the IIOiIE register is 1 (interrupt enabled), the IR bit in the corresponding IIOiC register changes to 1 (interrupt requested).

After the IR bit setting changes from 0 to 1, it remains unchanged if a bit in the IIOiIR register becomes 1 by another interrupt request source and the corresponding bit in the IIOiIE register is 1.

Bits in the IIOiIR register do not become 0 even if an interrupt is accepted. They should be set to 0 by either the AND or BCLR instruction. Note that every generated interrupt request is ignored until these bits are set to 0.

To use the intelligent I/O interrupt as a DMAC II trigger, set the IRLT bit in the IIOiIE register to 0 (interrupt requests used for DMA or DMA II) and the bit used for the interrupt source to 1 (interrupt enabled) in the IIOiIE register.




Figure 10.16 Intelligent I/O Interrupt Block Diagram ( $i = 0$  to 11)

## Intelligent I/O Interrupt Request Register i (i = 0 to 11)

Symbol	Address	Reset Value
IIO0IR to IIO11IR	Refer to the table below	0??0? ???1b <sup>(1)</sup>

Bit Symbol	Bit Name	Function	RW
— (b0)	No register bit; this bit is read as 1		—
(Note 2)	0: No interrupt requested 1: Interrupt requested <sup>(3)</sup>		RW
(Note 2)	0: No interrupt requested 1: Interrupt requested <sup>(3)</sup>		RW
(Note 2)	0: No interrupt requested 1: Interrupt requested <sup>(3)</sup>		RW
(Note 2)	0: No interrupt requested 1: Interrupt requested <sup>(3)</sup>		RW
— (b5)	Reserved	Should be written with 0	RW
(Note 2)	0: No interrupt requested 1: Interrupt requested <sup>(3)</sup>		RW
— (b7)	Reserved	Should be written with 0	RW

## Notes:

1. When the register has any function-assigned bit, the reset value is X (undefined); otherwise, the reset value is 0.
2. Refer to the table below for bit symbols.
3. When this bit is function-assigned, it can only be set to 0. It should not be set to 1. To set it to 0, either the AND or BCLR instruction should be used; when the bit is not function-assigned (reserved), it should be set to 0.

## Bit Symbols for the Intelligent I/O Interrupt Request Register

Symbol	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IIO0IR	00A0h	—	—	—	—	—	TM13R/PO13R	TM02R/PO02R	—
IIO1IR	00A1h	—	—	—	—	—	TM14R/PO14R	TM00R/PO00R	—
IIO2IR	00A2h	—	—	—	—	—	TM12R/PO12R	—	—
IIO3IR	00A3h	—	—	—	—	TM27R/PO27R	TM10R/PO10R	TM03R/PO03R	—
IIO4IR	00A4h	—	—	—	BT1R	TM32R/PO32R	TM17R/PO17R	TM04R/PO04R	—
IIO5IR	00A5h	—	—	—	—	TM33R/PO33R	TM21R/PO21R	TM05R/PO05R	—
IIO6IR	00A6h	—	—	—	—	TM34R/PO34R	TM20R/PO20R	TM06R/PO06R	—
IIO7IR	00A7h	—	—	—	BT0R	TM35R/PO35R	TM22R/PO22R	TM07R/PO07R	—
IIO8IR	00A8h	—	—	—	BT2R	TM36R/PO36R	TM23R/PO23R	TM11R/PO11R	—
IIO9IR	00A9h	—	INT6R	—	—	TM31R/PO31R	TM24R/PO24R	TM15R/PO15R	—
IIO10IR	00AAh	—	INT7R	—	—	TM30R/PO30R	TM25R/PO25R	TM16R/PO16R	—
IIO11IR	00ABh	—	INT8R	—	BT3R	TM37R/PO37R	TM26R/PO26R	TM01R/PO01R	—

BTxR: Intelligent I/O group x base timer interrupt request (x = 0 to 3)


TMxyR: Intelligent I/O group x time measurement channel y interrupt request (x = 0 to 3; y = 0 to 7)

POxyR: Intelligent I/O group x waveform generation channel y interrupt request (x = 0 to 3; y = 0 to 7)

INTmR: INTm interrupt request (m = 6 to 8)

Figure 10.17 Registers IIO0IR to IIO11IR

## Intelligent I/O Interrupt Enable Register i (i = 0 to 11)



Symbol  
IIO0IE to IIO11IE

Address  
Refer to the table below.

Reset Value  
0000 0000b

Bit Symbol	Bit Name	Function	RW
IRLT	Interrupt Request Select Bit <sup>(2)</sup>	0: Use interrupt requests for DMA or DMA II 1: Use interrupt requests for interrupt	RW
(Note 1)	0: Disable the interrupt of bit 1 in the IIOiIR register 1: Enable the interrupt of bit 1 in the IIOiIR register		RW
(Note 1)	0: Disable the interrupt of bit 2 in the IIOiIR register 1: Enable the interrupt of bit 2 in the IIOiIR register		RW
(Note 1)	0: Disable the interrupt of bit 3 in the IIOiIR register 1: Enable the interrupt of bit 3 in the IIOiIR register		RW
(Note 1)	0: Disable the interrupt of bit 4 in the IIOiIR register 1: Enable the interrupt of bit 4 in the IIOiIR register		RW
— (b5)	Reserved	Should be written with 0	RW
(Note 1)	0: Disable the interrupt of bit 6 in the IIOiIR register 1: Enable the interrupt of bit 6 in the IIOiIR register		RW
— (b7)	Reserved	Should be written with 0	RW

## Notes:

- Refer to the table below for bit symbols.
- To use interrupt requests for interrupt, the IRLT bit should be set to 1, then bits 1 to 4, and 6 should be set to 1.

## Bit Symbols for the Intelligent I/O Interrupt Enable Register

Symbol	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IIO0IE	00B0h	—	—	—	—	—	TM13E/PO13E	TM02E/PO02E	IRLT
IIO1IE	00B1h	—	—	—	—	—	TM14E/PO14E	TM00E/PO00E	IRLT
IIO2IE	00B2h	—	—	—	—	—	TM12E/PO12E	—	IRLT
IIO3IE	00B3h	—	—	—	—	TM27E/PO27E	TM10E/PO10E	TM03E/PO03E	IRLT
IIO4IE	00B4h	—	—	—	BT1E	TM32E/PO32E	TM17E/PO17E	TM04E/PO04E	IRLT
IIO5IE	00B5h	—	—	—	—	TM33E/PO33E	TM21E/PO21E	TM05E/PO05E	IRLT
IIO6IE	00B6h	—	—	—	—	TM34E/PO34E	TM20E/PO20E	TM06E/PO06E	IRLT
IIO7IE	00B7h	—	—	—	BT0E	TM35E/PO35E	TM22E/PO22E	TM07E/PO07E	IRLT
IIO8IE	00B8h	—	—	—	BT2E	TM36E/PO36E	TM23E/PO23E	TM11E/PO11E	IRLT
IIO9IE	00B9h	—	INT6E	—	—	TM31E/PO31E	TM24E/PO24E	TM15E/PO15E	IRLT
IIO10IE	00BAh	—	INT7E	—	—	TM30E/PO30E	TM25E/PO25E	TM16E/PO16E	IRLT
IIO11IE	00BBh	—	INT8E	—	BT3E	TM37E/PO37E	TM26E/PO26E	TM01E/PO01E	IRLT

BTxE: Intelligent I/O group x base timer interrupt enabled (x = 0 to 3)

TMxyE: Intelligent I/O group x time measurement channel y interrupt enabled (x = 0 to 3; y = 0 to 7)

POxyE: Intelligent I/O group x waveform generation channel y interrupt enabled (x = 0 to 3; y = 0 to 7)

INTmE: INTm interrupt enabled (m = 6 to 8)

Figure 10.18 Registers IIO0IE to IIO11IE



## 10.14 Notes on Interrupts

### 10.14.1 ISP Setting

The interrupt stack pointer (ISP) is initialized to 00000000h after a reset. Set a value to the ISP before an interrupt is accepted, otherwise the program may go out of control. A multiple of 4 should be set to the ISP, which enables faster interrupt sequence due to less memory access.

When using NMI, in particular, since this interrupt cannot be disabled, set the PM24 bit in the PM2 register to 1 (NMI enabled) after setting the ISP at the beginning of the program.

### 10.14.2 NMI

- NMI cannot be disabled once the PM24 bit in the PM2 register is set to 1 (NMI enabled). This bit setting should be done only when using NMI.
- When the PM24 bit in the PM2 register is 1 (NMI enabled), the P8\_5 bit in the P8 register is enabled just for monitoring the  $\overline{\text{NMI}}$  pin state. It is not enabled as a general port.

### 10.14.3 External Interrupts

- The input signal to the  $\overline{\text{INT}}_i$  pin requires the pulse width specified in the electrical characteristics ( $i = 0$  to 8). If the pulse width is narrower than the specification, an external interrupt may not be accepted.
- When the effective level or edge of the  $\overline{\text{INT}}_i$  pin ( $i = 0$  to 8) is changed by the following bits: bits POL, LVS in the INTiIC register, the IFSR0i bit ( $i = 0$  to 5) in the IFSR0 register, and the IFSR1j bit ( $j = i - 6$ ;  $i = 6$  to 8) in the IFSR1 register, the corresponding IR bit may become 1 (interrupt requested). When setting the above mentioned bits, preset bits ILVL2 to ILVL0 in the INTiIC register to 000b (interrupt disabled). After setting the above mentioned bits, set the corresponding IR bit to 0 (no interrupt requested), then rewrite bits ILVL2 to ILVL0.
- The interrupt input signals to pins  $\overline{\text{INT}}_6$  to  $\overline{\text{INT}}_8$  are also connected to bits INT6R to INT8R in registers IIO9IR to IIO11IR. Therefore, these input signals, when assigned to the intelligent I/O, can be used as a source for exiting wait mode or stop mode. Note that these signals are enabled only on the falling edge and not affected by the following bit settings: bits POL and LVS in the INTiIC register ( $i = 0$  to 8), IFSR0i bit ( $i = 0$  to 5) in the IFSR0 register, and the IFSR1j bit ( $j = i - 6$ ;  $i = 6$  to 8) in the IFSR1 register.

## 11. Watchdog Timer

The watchdog timer is used to detect program runaway. The 15-bit watchdog counter decrements with the cycle which is the peripheral bus clock frequency or on-chip oscillator clock frequency divided by the prescaler.

Select either an interrupt request or a reset with the CM06 bit in the CM0 register for when the watchdog timer underflows. Once the CM06 bit is set to 1 (reset), it cannot be changed to 0 (watchdog timer interrupt) by a program. It can be set to 0 only by a reset.

The watchdog timer has two prescalers. One is the on-chip oscillator clock divided by 1, 2, 4 or 8; the other is the peripheral bus clock divided by 16 or 128. To select the divide ratio for the former, set bits WDK3 and WDK2 in the WDK register. To select the divide ratio for the latter, set the WDC7 bit in the WDC register.

The count source for the watchdog timer is set by the PM22 bit in the PM2 register. When the peripheral bus clock is selected as the count source, the watchdog timer is stopped in wait mode, stop mode, or when the HOLD signal is driven low. It resumes counting from the value held when exiting the mode or state. When the on-chip oscillator clock is selected, the watchdog timer does not stop.

The general formula to calculate a watchdog timer period is:

$$\text{Watchdog timer period} = \frac{\text{Prescaler divisor (16 or 128)} \times 32768}{\text{Peripheral bus clock frequency}}$$

or

$$\text{Watchdog timer period} = \frac{\text{Prescaler divisor (1, 2, 4, or 8)} \times 2048}{\text{On-chip oscillator clock frequency}}$$

For example, when the peripheral bus clock is selected as the count source and it is 1/2 of 64 MHz CPU clock and the prescaler has a divide-by-16 operation, the watchdog timer period is approximately 16.4 ms. Depending on the timing of when a value is written to the WDTS register, a marginal error of one prescaler output cycle (maximum) may occur in the watchdog timer period.

The watchdog timer is initialized when a write operation to the WDTS register is performed or when a watchdog timer interrupt request is generated. The prescaler is initialized only when the MCU is reset. After a reset, the watchdog timer starts counting automatically if the OFS area of the flash memory are preset. When the WDTON bit in the OFS area is 1, both the watchdog timer and the prescaler are stopped. They start counting when a write operation to the WDTS register is performed. When the WDTON bit is 0, both the watchdog timer and the prescaler automatically start counting after a reset.

Figure 11.1 shows a block diagram of the watchdog timer. Figures 11.2 to 11.5 show registers associated with the watchdog timer.




Figure 11.1 Watchdog Timer Block Diagram




Figure 11.2 WDC Register




Figure 11.3 WDK Register




Figure 11.4 WDT5 Register




Figure 11.5 OFS Area

## 12. DMAC

Direct memory access (DMA) is a system that can control data transfer without using a CPU instruction. The R32C/100 Series' four channel DMA controller (DMAC) transmits 8-bit (byte), 16-bit (word), or 32-bit (long word) data in cycle-steal mode from a source address to a destination address each time a transfer request is generated.

The DMAC, which shares a data bus with the CPU, has a higher bus access priority than the CPU. This allows the DMAC to perform fast data transfer when a transfer request is generated.

Figure 12.1 shows a map of the CPU-internal registers associated with DMAC. Table 12.1 lists DMAC specifications. Figures 12.2 to 12.10 show registers associated with DMAC. Since the registers shown in Figure 12.1 are allocated in the CPU, the LDC or STC instruction should be used to write to the registers.

DMAC-associated Registers	
DMD0	DMA0 mode register
DMD1	DMA1 mode register
DMD2	DMA2 mode register
DMD3	DMA3 mode register
DCT0	DMA0 terminal count register
DCT1	DMA1 terminal count register
DCT2	DMA2 terminal count register
DCT3	DMA3 terminal count register
DCR0	DMA0 terminal count reload register <sup>(1)</sup>
DCR1	DMA1 terminal count reload register <sup>(1)</sup>
DCR2	DMA2 terminal count reload register <sup>(1)</sup>
DCR3	DMA3 terminal count reload register <sup>(1)</sup>
DSA0	DMA0 source address register
DSA1	DMA1 source address register
DSA2	DMA2 source address register
DSA3	DMA3 source address register
DSR0	DMA0 source address reload register <sup>(1)</sup>
DSR1	DMA1 source address reload register <sup>(1)</sup>
DSR2	DMA2 source address reload register <sup>(1)</sup>
DSR3	DMA3 source address reload register <sup>(1)</sup>
DDA0	DMA0 destination address register
DDA1	DMA1 destination address register
DDA2	DMA2 destination address register
DDA3	DMA3 destination address register
DDR0	DMA0 destination address reload register <sup>(1)</sup>
DDR1	DMA1 destination address reload register <sup>(1)</sup>
DDR2	DMA2 destination address reload register <sup>(1)</sup>
DDR3	DMA3 destination address reload register <sup>(1)</sup>

Note:

1. This register is used for repeat transfer, not for single transfer.

**Figure 12.1 CPU-internal Registers for DMAC**


**Table 12.1 DMAC Specifications (i = 0 to 3)**

Item		Specification
Channels		4
Bus request mode		Cycle-steal mode
Transfer memory spaces		From a given address in a 64-Mbyte space (00000000h to 01FFFFFFh and FE000000h to FFFFFFFFh) to another given address in the same space
Maximum transfer bytes		64-Mbytes (when 32-bit data is transferred), 32-Mbytes (when 16-bit data is transferred), 16-Mbytes (when 8-bit data is transferred)
DMA request sources <sup>(1)</sup>		Falling edge or both edges of signals applied to pins INT0 to INT3 or pins INT6 to INT8 Interrupt requests from timers A0 to A4 Interrupt requests from timers B0 to B5 Transmit/receive interrupt requests from UART0 to UART4 A/D conversion interrupt requests Intelligent I/O interrupt requests Serial bus interface interrupt requests Software trigger
Channel priority		DMA0 > DMA1 > DMA2 > DMA3 (DMA0 has the highest priority)
Transfer sizes		8 bits, 16 bits, or 32 bits
Addressing modes		Incrementing addressing or non-incrementing addressing
Transfer modes	Single transfer	Transfer is completed when the DCTi register becomes 00000000h
	Repeat transfer	When the DCTi register becomes 00000000h, the value of the DCRi register is reloaded into the DCTi register to continue the DMA transfer
DMA transfer complete interrupt request generation timing		When the DCTi register changes from 00000001h to 00000000h
DMA transfer start-up	Single transfer	When a DMA transfer request is generated after the DCTi register is set to a value other than 00000000h and bits MDi1 and MDi0 in the DMDi register are set to 01b (single transfer)
	Repeat transfer	When a DMA transfer request is generated after the DCTi register is set to a value other than 00000000h and bits MDi1 and MDi0 are set to 11b (repeat transfer)
DMA transfer stop	Single transfer	When bits MDi1 and MDi0 are set to 00b (DMA transfer disabled)
	Repeat transfer	When bits MDi1 and MDi0 are set to 00b (DMA transfer disabled)
Reload timing to DCTi, DSAi, or DDAi register		When the DCTi register changes from 00000001h to 00000000h in repeat transfer mode
Minimum DMA transfer cycles		3

Note:


1. DMA transfer does not affect any interrupts.

The DMA transfer request is available by two different sources: software and hardware. More concretely, they are a write access to the DSR bit in the DMiSL2 register and an interrupt request output from a function specified in bits DSEL4 to DSEL0 in the DMiSL register, and in bits DSEL24 to DSEL20 in the DMiSL2 register ( $i = 0$  to 3). Unlike interrupt requests, the DMA transfer request is not affected by the I flag or the interrupt control register. Therefore this request can be accepted even when interrupts are disabled. Since the DMA transfer does not affect any interrupts, either, the IR bit in the interrupt control register is not changed by the DMA transfer.



**Figure 12.2 Registers DM0SL to DM3SL**





**Figure 12.3 Registers DM0SL2 to DM3SL2**

**Table 12.2 DMiSL Register Functions (i = 0 to 3)**

Setting Value b4 b3 b2 b1 b0	DMA Request Source			
	DMA0	DMA1	DMA2	DMA3
0 0 0 0 0	Select from DMiSL2 register			
0 0 0 0 1	Falling edge of $\overline{\text{INT0}}$ <sup>(1)</sup>	Falling edge of $\overline{\text{INT1}}$ <sup>(1)</sup>	Falling edge of $\overline{\text{INT2}}$ <sup>(1)</sup>	Falling edge of $\overline{\text{INT3}}$ <sup>(1)</sup>
0 0 0 1 0	Both edges of $\overline{\text{INT0}}$ <sup>(1)</sup>	Both edges of $\overline{\text{INT1}}$ <sup>(1)</sup>	Both edges of $\overline{\text{INT2}}$ <sup>(1)</sup>	Both edges of $\overline{\text{INT3}}$ <sup>(1)</sup>
0 0 0 1 1	Timer A0 interrupt request			
0 0 1 0 0	Timer A1 interrupt request			
0 0 1 0 1	Timer A2 interrupt request			
0 0 1 1 0	Timer A3 interrupt request			
0 0 1 1 1	Timer A4 interrupt request			
0 1 0 0 0	Timer B0 interrupt request			
0 1 0 0 1	Timer B1 interrupt request			
0 1 0 1 0	Timer B2 interrupt request			
0 1 0 1 1	Timer B3 interrupt request			
0 1 1 0 0	Timer B4 interrupt request			
0 1 1 0 1	Timer B5 interrupt request			
0 1 1 1 0	UART0 transmit interrupt request			
0 1 1 1 1	UART0 receive interrupt request or ACK interrupt request <sup>(2)</sup>			
1 0 0 0 0	UART1 transmit interrupt request			
1 0 0 0 1	UART1 receive interrupt request or ACK interrupt request <sup>(2)</sup>			
1 0 0 1 0	UART2 transmit interrupt request			
1 0 0 1 1	UART2 receive interrupt request or ACK interrupt request <sup>(2)</sup>			
1 0 1 0 0	Reserved			
1 0 1 0 1	Reserved			
1 0 1 1 0	Reserved			
1 0 1 1 1	Reserved			
1 1 0 0 0	A/D0 interrupt request			
1 1 0 0 1	Intelligent I/O interrupt 0 request	Intelligent I/O interrupt 7 request	Intelligent I/O interrupt 2 request	Intelligent I/O interrupt 9 request
1 1 0 1 0	Intelligent I/O interrupt 1 request	Intelligent I/O interrupt 8 request	Intelligent I/O interrupt 3 request	Intelligent I/O interrupt 10 request
1 1 0 1 1	Intelligent I/O interrupt 2 request	Intelligent I/O interrupt 9 request	Intelligent I/O interrupt 4 request	Intelligent I/O interrupt 11 request
1 1 1 0 0	Intelligent I/O interrupt 3 request	Intelligent I/O interrupt 10 request	Intelligent I/O interrupt 5 request	Intelligent I/O interrupt 0 request
1 1 1 0 1	Intelligent I/O interrupt 4 request	Intelligent I/O interrupt 11 request	Intelligent I/O interrupt 6 request	Intelligent I/O interrupt 1 request
1 1 1 1 0	Intelligent I/O interrupt 5 request	Intelligent I/O interrupt 0 request	Intelligent I/O interrupt 7 request	Intelligent I/O interrupt 2 request
1 1 1 1 1	Intelligent I/O interrupt 6 request	Intelligent I/O interrupt 1 request	Intelligent I/O interrupt 8 request	Intelligent I/O interrupt 3 request

**Notes:**

1. The falling edge and both edges of signals applied to the  $\overline{\text{INTi}}$  pin become the DMA request sources (i = 0 to 3). These request sources are not affected by external interrupts (the IFSR0 register and bits POL and LVS in the INTiIC register), and vice versa.
2. Registers UiSMR and UiSMR2 are used to switch between the UARTi receive interrupt and ACK interrupt (i = 0 to 2).

**Table 12.3 DMiSL2 Register Functions (i = 0 to 3)**

Setting Value b4 b3 b2 b1 b0	DMA Request Source			
	DMA0	DMA1	DMA2	DMA3
0 0 0 0 0	Software trigger			
0 0 0 0 1	Falling edge of $\overline{\text{INT6}}$ (1)	Falling edge of $\overline{\text{INT7}}$ (1)	Falling edge of $\overline{\text{INT8}}$ (1)	Reserved
0 0 0 1 0	Both edges of $\overline{\text{INT6}}$ (1)	Both edges of $\overline{\text{INT7}}$ (1)	Both edges of $\overline{\text{INT8}}$ (1)	Reserved
0 0 0 1 1	Reserved			
0 0 1 0 0	Serial bus interface 0 interrupt request			
0 0 1 0 1	Serial bus interface 1 interrupt request			
0 0 1 1 0	Reserved			
0 0 1 1 1	Reserved			
0 1 0 0 0	Serial bus interface 2 interrupt request			
0 1 0 0 1	Reserved			
0 1 0 1 0	Reserved			
0 1 0 1 1	Reserved			
0 1 1 0 0	Reserved			
0 1 1 0 1	Reserved			
0 1 1 1 0	Reserved			
0 1 1 1 1	Reserved			
1 0 0 0 0	Reserved			
1 0 0 0 1	Reserved			
1 0 0 1 0	Reserved			
1 0 0 1 1	Reserved			
1 0 1 0 0	Reserved			
1 0 1 0 1	Reserved			
1 0 1 1 0	Reserved			
1 0 1 1 1	Reserved			
1 1 0 0 0	UART3 transmit interrupt request			
1 1 0 0 1	UART3 receive interrupt request			
1 1 0 1 0	UART4 transmit interrupt request			
1 1 0 1 1	UART4 receive interrupt request			
1 1 1 0 0	Reserved			
1 1 1 0 1	Reserved			
1 1 1 1 0	Reserved			
1 1 1 1 1	Reserved			

**Note:**

1. The falling edge and both edges of signals applied to the  $\overline{\text{INT}i}$  pin become the DMA request sources (i = 6 to 8). These request sources are not affected by external interrupts (the IFSR1 register and bits POL and LVS in the INTiIC register), and vice versa.




Figure 12.4 Registers DMD0 to DMD3




Figure 12.5 Registers DCT0 to DCT3




Figure 12.6 Registers DCR0 to DCR3







Figure 12.7 Registers DSA0 to DSA3



**Figure 12.8 Registers DSR0 to DSR3**



**Figure 12.9 Registers DDA0 to DDA3**



**Figure 12.10 Registers DDR0 to DDR3**

## 12.1 Transfer Cycle

The transfer cycle is composed of bus cycles to read data from (source read) or to write data to (destination write) memory or an SFR.

The read and write bus cycles vary with the setting of registers DSA<sub>i</sub> and DDA<sub>i</sub>, the width and timing of the data bus connected to the relevant device ( $i = 0$  to 3).

### 12.1.1 Effect of Transfer Address and Data Bus Width

Table 12.4 lists the incremental bus cycles caused by transfer address alignment or data bus width.

**Table 12.4 Incremental Bus Cycles Caused by Transfer Address and Data Bus Width**

Transfer Data Unit	Data Bus Width	Transfer Address	Bus Cycles to be Incremented	Bus Cycles Generated
8-bit transfer	8 to 64 bits	$n$	0	$[n]$
16-bit transfer	8 bits	$n$	+1	$[n] - [n + 1]$
		$2n$	0	$[2n]$
	16 bits	$2n + 1$	+1	$[2n + 1] - [2n + 2]$
		$4n$	0	$[4n]$
		$4n + 1$	0	$[4n + 1]$
	32 bits	$4n + 2$	0	$[4n + 2]$
		$4n + 3$	+1	$[4n + 3] - [4n + 4]$
		$8n$	0	$[8n]$
	64 bits	$8n + 1$	0	$[8n + 1]$
		$8n + 2$	0	$[8n + 2]$
		$8n + 3$	0	$[8n + 3]$
		$8n + 4$	0	$[8n + 4]$
		$8n + 5$	0	$[8n + 5]$
		$8n + 6$	0	$[8n + 6]$
		$8n + 7$	+1	$[8n + 7] - [8n + 8]$
		32-bit transfer	8 bits	$n$
16 bits	$4n$		+1	$[4n] - [4n + 2]$
	$4n + 1$		+2	$[4n + 1] - [4n + 2] - [4n + 4]$
	$4n + 2$		+1	$[4n + 2] - [4n + 4]$
	$4n + 3$		+2	$[4n + 3] - [4n + 4] - [4n + 6]$
32 bits	$4n$		0	$[4n]$
	$4n + 1$		+1	$[4n + 1] - [4n + 4]$
	$4n + 2$		+1	$[4n + 2] - [4n + 4]$
64 bits	$4n + 3$		+1	$[4n + 3] - [4n + 4]$
	$8n$		0	$[8n]$
	$8n + 1$		0	$[8n + 1]$
	$8n + 2$		0	$[8n + 2]$
	$8n + 3$		0	$[8n + 3]$
	$8n + 4$		0	$[8n + 4]$
	$8n + 5$		+1	$[8n + 5] - [8n + 8]$
	$8n + 6$		+1	$[8n + 6] - [8n + 8]$
	$8n + 7$	+1	$[8n + 7] - [8n + 8]$	

### 12.1.2 Effect of Bus Timing

In the R32C/100 Series, a separate bus is connected to each device. The bus width and bus timing vary with each device. Table 12.5 lists the bus width and access cycles for each device.

**Table 12.5 Bus Width and Bus Cycles**

Device	Addresses (1)	Bus Width	Access Cycles (2)	Reference Clock
Flash memory	FFE00000h to FFFFFFFFh	64-bit	2 or 3 (3)	CPU clock
Data flash	00060000h to 00061FFFh	64-bit	5	CPU clock
RAM	00000400h to 0003FFFFh	64-bit	1 or 2 (4)	CPU clock
SFR space	00000000h to 0000001Fh	16-bit	3 (5)	Peripheral bus clock
	00000020h to 000003FFh	16-bit	2 (5)	Peripheral bus clock
SFR2 space	00040000h to 00041FFFh	16-bit	2 (5)	Peripheral bus clock
	00042000h to 00043FFFh	32-bit	2 (5)	Peripheral bus clock
	00044000h to 000440DFh	16-bit	2 (5, 6)	Peripheral bus clock
	000440E0h to 000443FFh	16-bit	3 (5, 6)	Peripheral bus clock
	00044400h to 00045FFFh	16-bit	2 (5, 6)	Peripheral bus clock
	00046000h to 000467FFh	32-bit	3 (5, 6)	Peripheral bus clock
	00046800h to 00047FFFh	32-bit	2 (5, 6)	Peripheral bus clock
	00048000h to 0004FFFFh	64-bit	2	CPU clock

Notes:

1. Reserved spaces are included.
2. Access cycles are based on each bus clock.
3. An access to the same page as the previous time requires two cycles. Otherwise, three cycles are required.
4. If write cycles are generated sequentially, each write cycle except the initial one has two access cycles. A read cycle just after a write cycle has also two access cycles.
5. If SFRs are sequentially accessed, each access except the initial one has one additional base clock cycle.
6. Up to one access cycle may be added depending on the phase of peripheral bus clock.

Figure 12.11 shows an example of source-read bus cycles in a transfer cycle. In this figure, the number of source-read bus cycles is shown under different conditions, provided that the destination address is in an internal RAM with one bus cycle of destination-write. In a real operation, the transfer cycles change according to conditions for destination-write bus cycles as well as for source-read bus cycles. To calculate a transfer cycle, respective conditions should be applied to both destination-write bus cycle and source-read bus cycle. In (B) of Figure 12.11, for example, if two bus cycles are generated, bus cycles required for the destination-write is two as well as for the source-read.






Figure 12.11 Source-read Bus Cycles in a Transfer Cycle

## 12.2 DMA Transfer Cycle

The DMA transfer cycles are calculated as follows:

$$\text{Number of transfer cycles} = \text{Source-read bus cycles} \times j + \text{Destination-write bus cycles} \times k + 1$$

where:

$j$  = access cycles for read

$k$  = access cycles for write (refer to Table 12.5)

Each bus cycle, source-read and destination-write, requires at least one cycle. In addition, more cycles may be required depending on the transfer address. Refer to Table 12.4 for details on the required bus cycles.

“+1” in the formula above means a cycle required to decrement the value of DCT<sub>i</sub> register ( $i = 0$  to 3).

The following are calculation examples:

To transfer 32-bit data from address 400h in the RAM to address 800h in the RAM,

$$\begin{aligned} \text{Number of the transfer cycles} &= 1 \times 1 + 1 \times 1 + 1 \\ &= 3 \end{aligned}$$

Thus, there are three cycles.

To transfer 16-bit data from the AD00 register at address 380h to registers P1 and P0 at addresses 3C1h and 3C0h, respectively, when the peripheral bus clock frequency is half the CPU clock,

$$\begin{aligned} \text{Number of the transfer cycles} &= 1 \times 2 \times 2 + 1 \times 2 \times 2 + 1 \\ &= 9 \end{aligned}$$

Thus, there are nine cycles.

### 12.3 Channel Priority and DMA Transfer Timing

When multiple DMA transfer requests are generated in the same sampling period, between the falling edge of the CPU clock and the next falling edge, these requests are simultaneously input into the DMAC. Channel priority in this case is: DMA0 > DMA1 > DMA2 > DMA3.

Figure 12.12 shows an example of the DMA transfer by external source, specifically when DMA0 and DMA1 requests are simultaneously generated. The DMA0, whose request priority is higher than that of DMA1, is received first to start the transfer and then hands over the bus to the CPU after completing one DMA0 transfer. Once the CPU completes one bus access, the DMA1 transfer starts. The CPU takes the bus back from the DMA1 after one DMA1 transfer is completed.

DMA transfer requests cannot be counted. Only a single transfer is performed even when an  $\overline{\text{INT}}_i$  interrupt occurs more than once before the bus is granted, as shown by DMA1 in Figure 12.12.




Figure 12.12 DMA Transfer by External Source

## 12.4 Notes on DMAC

### 12.4.1 DMAC-associated Register Settings

- Set DMAC-associated registers while bits MDi1 and MDi0 in the DMDi register are 00b (DMA transfer disabled) (i = 0 to 3). Then, set bits MDi1 and MDi0 to 01b (single transfer) or 11b (repeat transfer) at the end of the setup procedure. This procedure also applies when rewriting bits UDAi, USAi, and BWi1 and BWi0 in the DMDi register.
- When rewriting the DMAC-associated registers while DMA transfer is enabled, stop the peripherals that can be DMA triggers so that no DMA transfer request is generated, then set bits MDi1 and MDi0 in the DMDi register of the corresponding channel to 00b (DMA transfer disabled).
- Once a DMA transfer request is accepted, DMA transfer cannot be disabled even if setting bits MDi1 and MDi0 in the DMDi register to 00b (DMA transfer disabled). Do not change the settings of any DMAC-associated registers other than bits MDi1 and MDi0 until the DMA transfer is completed.
- After setting registers DMiSL and DMiSL2, wait at least six peripheral bus clocks to set bits MDi1 and MDi0 in the DMDi register to 01b (single transfer) or 11b (repeat transfer).

### 12.4.2 Reading DMAC-associated Registers

- Use the following read order to sequentially read registers DMiSL and DMiSL2:  
DM0SL, DM1SL, DM2SL, and DM3SL  
DM0SL2, DM1SL2, DM2SL2, and DM3SL2

## 13. DMAC II

DMAC II starts by an interrupt request from any peripheral and performs data transfer without a CPU instruction. Transfer sources are selectable from memory, immediate data, memory + memory, and immediate data + memory.

Table 13.1 lists specifications of DMAC II.

**Table 13.1 DMAC II Specifications**

Item	Specification
DMAC II request sources	Interrupt requests from the peripherals of which bits ILVL2 to ILVL0 in the corresponding interrupt control register are set to 111b (level 7)
Transfer types	<ul style="list-style-type: none"> <li>• Data in memory is transferred to memory (memory-to-memory transfer)</li> <li>• Immediate data is transferred to memory (immediate data transfer)</li> <li>• Data in memory + data in memory are transferred to memory (calculation result transfer)</li> <li>• Immediate data + data in memory are transferred to memory (calculation result transfer)</li> </ul>
Transfer sizes	8 bits or 16 bits
Transfer memory spaces	From a given address in a 64-Mbyte space (00000000h to 01FFFFFFh and FE000000h to FFFFFFFFh) to another given address in the same space <sup>(1)</sup>
Addressing modes	Individually selectable for each source address and destination address from the following two modes: <ul style="list-style-type: none"> <li>• Non-incrementing addressing: Address is held constant throughout a data transfer/DMAC II transaction</li> <li>• Incrementing addressing: Address increments by 1 (when 8-bit data is transferred) or 2 (when 16-bit data is transferred) after each data transfer</li> </ul>
Transfer modes	<ul style="list-style-type: none"> <li>• Single transfer: Only one data transfer is performed by one transfer request</li> <li>• Burst transfer: Data transfers are continuously performed for the number of times set in the transfer counter by one transfer request</li> <li>• Multiple transfer: Multiple memory-to-memory transfers are performed from different source addresses to different destination addresses by one transfer request</li> </ul>
Chain transfer	Data transfer is sequentially performed by switching among multiple DMAC II indexes (transfer information)
DMA II transfer complete interrupt request	An interrupt request is generated when the transfer counter reaches 0000h

Note:

1. When the transfer size is 16 bits and the destination address is FFFFFFFFh, data is transferred to FFFFFFFFh and 00000000h. This also applies when the source address is FFFFFFFFh.

### 13.1 DMAC II Settings

To use DMAC II, set the following:

- Registers RIPL1 and RIPL2
- DMAC II index
- Interrupt control registers of the peripherals that trigger DMAC II
- Relocatable vectors of the peripherals that trigger DMAC II
- The IRLT bit in the IIOiE register when using the intelligent I/O interrupt (i = 0 to 11). Refer to 10. "Interrupts" for details on the IIOiE register.

### 13.1.1 Registers RIPL1 and RIPL2

When the DMAII bit in registers RIPL1 and RIPL2 is set to 1 (DMA II transfer selected) and the FSIT bit is set to 0 (normal interrupt selected), DMAC II starts by an interrupt request from any peripheral whose bits ILVL2 to ILVL0 in the corresponding interrupt control register are set to 111b (level 7).

Figure 13.1 shows registers RIPL1 and RIPL2.





Figure 13.1 Registers RIPL1 and RIPL2

### 13.1.2 DMAC II Index

The DMAC II index is a data table of 12 to 60 bytes. It stores parameters for transfer mode, transfer counter, source address (or immediate data), operation address as an address to be calculated, destination address, chain transfer base address, and jump address for the DMA II transfer complete interrupt handler.

This DMAC II index should be allocated on the RAM.

Figure 13.2 shows a configuration of the DMAC II index and Table 13.2 lists a configuration example of the DMAC II index.



**Figure 13.2 DMAC II Index**

The following are the details on the DMAC II index. These parameters should be aligned in the order listed in Table 13.2 according to the transfer mode to be used.

- Transfer mode (MOD)  
Set a transfer mode in 2 bytes. Refer to Figure 13.3 for details on the setting of MOD.
- Transfer counter (COUNT)  
Set a number of transfers in 2 bytes.
- Source address (SADR)  
Set a source address or immediate data in 4 bytes. Note that the two upper bytes of immediate data are ignored.
- Operation address (OADR)  
Set an address in a to-be calculated memory in 4 bytes. This data setting is required only for the calculation transfer.
- Destination address (DADR)  
Set a destination address in 4 bytes.
- Chain transfer base address (CADR)  
Set the start address of the DMAC II index for the next transfer (BASE) in 4 bytes. This data setting is required only for the chain transfer.
- Jump address for the DMA II transfer complete interrupt handler (IADR)  
Set the start address for the DMA II transfer complete interrupt handler in 4 bytes. This data setting is required only for the DMA II transfer complete interrupt.

The symbols above are hereinafter used in place of their respective parameters.


**Table 13.2 DMAC II Index Configuration**

Transfer Data	Memory-to-memory Transfer/ Immediate Data Transfer				Calculation Transfer				Multiple Transfer	
	Chain transfer	Used	Not used	Used	Not used	Used	Not used	Used		
Chain transfer	Not used	Used	Not used	Used	Not used	Used	Not used	Used	Not available	
DMA II transfer complete interrupt	Not used	Not used	Used	Used	Not used	Not used	Used	Used	Not available	
DMAC II index	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD	MOD	
	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT	COUNT	
	SADR	SADR	SADR	SADR	SADR	SADR	SADR	SADR	SADR1	
	DADR	DADR	DADR	DADR	OADR	OADR	OADR	OADR	DADR1	
	12 bytes	CADR	IADR	CADR	IADR	DADR	DADR	DADR	DADR	SADRi
	16 bytes	16 bytes	20 bytes	20 bytes	20 bytes	24 bytes	DADRi			
								16 bytes	16 bytes	20 bytes




### Transfer Mode (MOD) <sup>(1)</sup>

When multiple transfer is not selected (MULT = 0)



Bit Symbol	Bit Name	Function	RW
SIZE	Transfer Size Select Bit	0: 8 bits 1: 16 bits	RW
IMM	Transfer Source Select Bit	0: Immediate data 1: Memory	RW
UPDS	Source Addressing Select Bit	0: Non-incrementing addressing 1: Incrementing addressing	RW
UPDD	Destination Addressing Select Bit	0: Non-incrementing addressing 1: Incrementing addressing	RW
OPER	Calculation Result Transfer Select Bit	0: Not used 1: Used	RW
BRST	Burst Transfer Select Bit	0: Single transfer 1: Burst transfer	RW
INTE	DMA II Transfer Complete Interrupt Select Bit	0: Not used 1: Used	RW
CHAIN	Chain Transfer Select Bit	0: Not used 1: Used	RW
— (b14-b8)	Reserved	Should be written with 0	RW
MULT	Multiple Transfer Select Bit	0: Not used	RW

When multiple transfer is selected (MULT = 1)



Bit Symbol	Bit Name	Function	RW
SIZE	Transfer Size Select Bit	0: 8 bits 1: 16 bits	RW
IMM	Reserved	Should be written with 1	RW
UPDS	Source Addressing Select Bit	0: Non-incrementing addressing 1: Incrementing addressing	RW
UPDD	Destination Addressing Select Bit	0: Non-incrementing addressing 1: Incrementing addressing	RW
CNT0	Number of Transfers Setting Bit	b6 b5 b4 0 0 0 : Do not use this combination 0 0 1 : Once 0 1 0 : Twice :	RW
CNT1		:	RW
CNT2		:	RW
		1 1 1 : Seven times	
CHAIN	Reserved	Should be written with 0	RW
— (b14-b8)	Reserved	Should be written with 0	RW
MULT	Multiple Transfer Select Bit	1: Used	RW

Note:

1. The MOD should be allocated on the RAM.

Figure 13.3 MOD

### 13.1.3 Interrupt Control Register of the Peripherals

Set bits ILVL2 to ILVL0 in the interrupt control register for the peripheral interrupt triggering DMAC II to 111b (level 7).

### 13.1.4 Relocatable Vector Table of the Peripherals

Set the start address of the DMAC II index in the interrupt vector space for the peripheral interrupt triggering DMAC II.

To use the chain transfer, allocate the relocatable vector table on the RAM.

### 13.1.5 IRLT Bit in the IIOiE Register (i = 0 to 11)

To use the intelligent I/O interrupt as a trigger for DMAC II, set the IRLT bit in the corresponding IIOiE register to 0 (interrupt request for DMA or DMA II used).

## 13.2 DMAC II Operation

Set the DMAII bit in registers RIPL1 and RIPL2 to 1 (interrupt request level 7 used for DMA II transfer) to perform a DMA II transfer. DMAC II starts by an interrupt request from any peripheral whose bits ILVL2 to ILVL0 in the corresponding interrupt control register are set to 111b (level 7). These peripheral interrupt requests are available only for DMA II transfer and cannot be used for the CPU.

When an interrupt request is generated with interrupt request level 7, DMAC II starts irrespective of the state of the I flag or IPL.

When a peripheral interrupt request triggering DMAC II and a higher-priority request such as the watchdog timer interrupt, low voltage detection interrupt, oscillator stop detection interrupt, or NMI are simultaneously generated, the higher-priority interrupt is accepted prior to the DMA II transfer, and the DMA II transfer starts after the higher-priority interrupt sequence.

## 13.3 Transfer Types

DMAC II transfers three types of 8-bit or 16-bit data as follows:

- Memory-to-memory transfer: Data is transferred from a given memory location in a 64-Mbyte space (addresses 00000000h to 01FFFFFFh and FE000000h to FFFFFFFFh) to another given memory location in the same space.
- Immediate data transfer: Immediate data is transferred to a given memory location in a 64-Mbyte space.
- Calculation transfer: Two data are added together and the result is transferred to a given memory location in a 64-Kbyte space.

When 16-bit data is transferred to DADR at FFFFFFFFh, it is transferred to 00000000h as well as FFFFFFFFh. The same transfer is performed when SADR is FFFFFFFFh.

### 13.3.1 Memory-to-memory Transfer

Data transfer between any two memory locations can be:

- A transfer from a fixed address to another fixed address
- A transfer from a fixed address to an address range in memory
- A transfer from an address range in memory to a fixed address
- A transfer from an address range in memory to another address range in memory

When increment addressing mode is selected, SADR and DADR increment by 1 in an 8-bit transfer and by 2 in a 16-bit transfer after a data transfer for the next transfer. When SADR or DADR exceeds FFFFFFFFh by the incrementation, it returns to 00000000h. Likewise, when SADR or DADR exceeds 01FFFFFFh, it becomes 02000000h, but an actual transfer is performed for FE000000h.

### 13.3.2 Immediate Data Transfer

DMAC II transfers immediate data to a given memory location. Either incrementing or non-incrementing addressing mode can be selected for the destination address. Store the immediate data to be transferred into SADR. To transfer 8-bit immediate data, set the data to the lower 1 byte of SADR. The upper 3 bytes are ignored. To transfer 16-bit immediate data, set the data to the lower 2 bytes. The upper 2 bytes are ignored.

### 13.3.3 Calculation Result Transfer

After two memory data or immediate data and memory data are added together, DMAC II transfers the calculated result to a given memory location. Set an address to be calculated or immediate data to SADR and set the other address to be calculated to OADR. Either incrementing or non-incrementing addressing mode can be selected for source and destination addresses when performing data in memory + data in memory calculation transfer. If the source addressing is in incrementing mode, the operation addressing is also in incrementing mode. When performing immediate data + data in memory calculation transfer, the addressing mode is selectable only for the destination address.

## 13.4 Transfer Modes

DMAC II provides three types of basic transfer mode: single transfer, burst transfer, and multiple transfer. COUNT determines the number of transfers to be performed. Transfers are not performed when COUNT is 0000h.

### 13.4.1 Single Transfer

Set the BRST bit in the MOD to 0.

A single data transfer is performed by one transfer request.

When incrementing addressing mode is selected for the source and/or destination address, the address or addresses increment after a data transfer for the next transfer.

COUNT is decremented each time a data transfer is performed. When COUNT reaches 0000h, the DMA II transfer complete interrupt request is generated if the INTE bit in the MOD is 1 (DMA II transfer complete interrupt used).

### 13.4.2 Burst Transfer

Set the BRST bit in the MOD to 1.

DMAC II continuously transfers data for the number of times determined by COUNT with one transfer request. COUNT decrements each time a data transfer is performed. When COUNT reaches 0000h, the burst transfer is completed. The DMA II transfer complete interrupt request is generated if the INTE bit is 1 (DMA II transfer complete interrupt used).

No interrupts are accepted during a burst transfer.

### 13.4.3 Multiple Transfer

Set the MULT bit in the MOD to 1.

Multiple memory-to-memory transfers are performed from different source addresses to different destination addresses using one transfer request.

Set bits CNT2 to CNT0 in the MOD to select the number of transfers to be performed from 001b (once) to 111b (seven times). Do not set these bits to 000b.

Allocate the required number of SDARs and DADRs alternately following MOD and COUNT.

When the multiple transfer is selected, the following transfer functions are not available: calculation result transfer, burst transfer, chain transfer, and DMA II transfer complete interrupt.

### 13.5 Chain Transfer

The chain transfer is available when the CHAIN bit in the MOD is 1.

The chain transfer is performed as follows:

- (1) When a transfer request is generated, a data transfer is performed according to the DMAC II index specified by the corresponding interrupt vector. Either a single transfer (the BRST bit in the MOD is 0) or burst transfer (the BRST bit is 1) is performed according to the BRST bit setting.
- (2) When COUNT reaches 0000h, the value in the interrupt vector in (1) above is overwritten with the value in CADR. Simultaneously, the DMA II transfer complete interrupt request is generated when the INTE bit in the MOD is 1.
- (3) When the next DMA II transfer request is generated, the data transfer is performed according to the DMAC II index specified by the peripheral interrupt vector in (2) above.

Figure 13.4 shows the relocatable vector and DMAC II index in a chain transfer.

To use the chain transfer, the relocatable vector table should be allocated on the RAM.




Figure 13.4 Relocatable Vector and DMAC II Index in a Chain Transfer

### 13.6 DMA II Transfer Complete Interrupt

The DMA II transfer complete interrupt is available when the INTE bit in the MOD is 1.

Set the start address of the DMA II transfer complete interrupt handler to IADR. The interrupt request is generated when COUNT reaches 0000h.

The initial instruction of the interrupt handler is executed in the eighth cycle after a DMA II transfer is completed.

### 13.7 Execution Time


The DMAC II execution cycle is calculated by the following equations:

Mode other than multiple transfer:  $t = 6 + (26 + a + b + c + d) \times m + (4 + e) \times n$  cycles

When using multiple transfer:  $t = 21 + (11 + b + c) \times k$  cycles

- a: When IMM is 0 (transfer source is immediate data), a is 0;  
When IMM is 1 (transfer source is memory), a is -1
- b: When UPDS is 1 (source addressing is incrementing), b is 0;  
When UPDS is 0 (source addressing is non-incrementing), b is 1
- c: When UPDD is 1 (destination addressing is incrementing), c is 0;  
When UPDD is 0 (destination addressing is non-incrementing), c is 1
- d: When OPER is 0 (calculation transfer is not selected), d is 0;  
When OPER is 1 (calculation transfer is selected) and UPDS is 0 (source addressing is immediate data or non-incrementing), d is 7;  
When OPER is 1 (calculation transfer is selected) and UPDS is 1 (source addressing is incrementing), d is 8
- e: When CHAIN is 0 (chain transfer is not selected), e is 0;  
When CHAIN is 1 (chain transfer is selected), e is 4
- m: When BRST is 0 (single transfer), m is 1;  
When BRST is 1 (burst transfer), m is COUNT
- n: When COUNT is 0001h, n is 0; if COUNT is 0002h or more, n is 1
- k: The number of transfers set using bits CNT2 to CNT0

The equations above are estimations. The number of cycles may vary depending on CPU state, bus wait state, and DMAC II index allocation.




**Figure 13.5 Transfer Cycles**



## 14. Programmable I/O Ports

There are 120 programmable I/O ports designated from P0 to P15 (excluding P8\_5, and P14\_0 to P14\_2). Each port status, input or output, can be selected using the direction register except P8\_5 and P14\_1 which are input only. The P8\_5 bit in the P8 register indicates an  $\overline{\text{NMI}}$  input level since the P8\_5 shares a pin with the  $\overline{\text{NMI}}$ .

Figure 14.1 shows a configuration of programmable I/O ports, and Figures 14.2 and 14.3 show a configuration of each input-only port.



**Figure 14.1 Programmable I/O Port Configuration**


**Figure 14.2 Input-only Port Configuration (1/2)****Figure 14.3 Input-only Port Configuration (2/2)**

### 14.1 Port Pi Register (Pi register, i = 0 to 15)

A write/read operation to the Pi register is required to communicate with external devices. This register consists of a port latch to hold output data and a circuit to read pin states. Bits in the Pi register correspond to respective ports.

When a programmable I/O port is selected in the output function select registers, the value in the port latch is read for output and the pin state is read for input.

Figure 14.4 shows the Pi register.




**Figure 14.4 Registers P0 to P15**



## 15. Timers

This MCU has eleven 16-bit timers which are divided into two groups according to their functions: five timer As and six timer Bs. Each timer functions individually. The count source of each timer provides the clock for timer operations such as counting and reloading.

Figures 15.1 and 15.2 show the configuration of timers A and B, respectively.



**Figure 15.1 Timer A Configuration**




Figure 15.2 Timer B Configuration

## 15.1 Timer A

Figure 15.3 shows a block diagram of timer A and Figure 15.4 to Figure 15.10 show registers associated with timer A.

Timer A supports the four modes shown below. Timers A0 to A4 in any mode other than the event counter mode have the same function. Select a mode by setting bits TMOD1 and TMOD0 in the TAI<sub>i</sub>MR register (i = 0 to 4).

- Timer mode: The timer counts an internal count source
- Event counter mode: The timer counts an external pulse or overflow and underflow of other timers
- One-shot timer mode: The timer outputs pulses after a trigger input until the counter reaches 0000h
- Pulse-width modulation mode: The timer successively outputs pulses of a given width





Figure 15.3 Timer A Block Diagram



**Figure 15.4 Registers TA0 to TA4**




Figure 15.5 Registers TA0MR to TA4MR




Figure 15.6 TABSR Register




Figure 15.7 UDF Register




Figure 15.8 ONSF Register





Figure 15.9 TRGSR Register






**Figure 15.10 TCSPR Register**

### 15.1.1 Timer Mode

In timer mode, the timer counts an internally generated count source. Table 15.1 lists the specifications of timer mode. Figure 15.11 shows registers TA0MR to TA4MR in this mode.

**Table 15.1 Timer Mode Specifications (i = 0 to 4)**

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	<ul style="list-style-type: none"> <li>• Decrement</li> <li>• When the timer counter underflows, the reload register value is reloaded into the counter to continue counting</li> </ul>
Divide ratio	$\frac{1}{n+1}$ n: TAI register setting value, 0000h to FFFFh
Count start condition	The TAI <sub>S</sub> bit in the TABSR register is 1 (start counter)
Count stop condition	The TAI <sub>S</sub> bit in the TABSR register is 0 (stop counter)
Interrupt request generating timing	When the timer counter underflows
TAiIN pin function	Functions as a programmable I/O port or a gate input
TAiOUT pin function	Functions as a programmable I/O port or a pulse output
Read from timer	The TAI register indicates the counter value
Write to timer	<ul style="list-style-type: none"> <li>• While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAI register is written to both the reload register and the counter</li> <li>• While the timer counter is running, the value written to the TAI register is written to the reload register (it is transferred to the counter at the next reload timing)</li> </ul>
Other functions	<ul style="list-style-type: none"> <li>• Gate function Input signal to the TAI<sub>IN</sub> pin can control the count start/stop</li> <li>• Pulse output function The polarity of the TAI<sub>OUT</sub> pin is inverted each time the timer counter underflows. A low is output while the TAI<sub>S</sub> bit holds 0 (stop counter)</li> </ul>



**Figure 15.11 Registers TA0MR to TA4MR in Timer Mode**



### 15.1.2 Event Counter Mode

In event counter mode, the timer counts an external signal or an overflow and underflow of other timers. Timers A2, A3, and A4 can count two-phase external signals. Table 15.2 lists the specifications in event count mode and Table 15.3 also lists the specifications when the timers use two-phase pulse signal processing. Figure 15.12 shows registers TA0MR to TA4MR in this mode.

**Table 15.2 Event Counter Mode Specifications (without two-phase pulse signal processing)  
(i = 0 to 4)**


Item	Specification
Count sources	<ul style="list-style-type: none"> <li>External signal applied to the TAIIN pin (valid edge is selectable by a program)</li> <li>One of the following: the overflow and/or underflow signal of timer B2, the overflow and/or underflow signal of timer Aj (j = i - 1, or j = 4 if i = 0), or the overflow and/or underflow signal of timer Ak (k = i + 1, or k = 0 if i = 4)</li> </ul>
Count operations	<ul style="list-style-type: none"> <li>Increment/decrement can be switched by an external signal or program</li> <li>When the timer counter underflows or overflows, the reload register value is reloaded into the counter to continue counting. In a free-running count operation, the timer counter continues counting without reloading</li> </ul>
Divide ratio	<ul style="list-style-type: none"> <li><math>\frac{1}{FFFFh - n + 1}</math> when incrementing</li> <li><math>\frac{1}{n + 1}</math> when decrementing</li> </ul> n: TAI register setting value, 0000h to FFFFh
Count start condition	The TAI S bit in the TABSR register is 1 (start counter)
Count stop condition	The TAI S bit in the TABSR register is 0 (stop counter)
Interrupt request generating timing	When the timer counter overflows or underflows
TAiIN pin function	Functions as a programmable I/O port or a count source input
TAiOUT pin function	Functions as a programmable I/O port, a pulse output, or an input for switching between increment/decrement
Read from timer	The TAI register indicates a counter value
Write to timer	<ul style="list-style-type: none"> <li>While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAI register is written to both the reload register and the counter</li> <li>While the timer counter is running, the value written to the TAI register is written to the reload register (it is transferred to the counter at the next reload timing)</li> </ul>
Other functions	<ul style="list-style-type: none"> <li>Free-running count function The reload register value is not reloaded even if the timer counter overflows or underflows</li> <li>Pulse output function The polarity of the TAIOUT pin is inverted whenever the timer counter overflows or underflows. A low is output while the TAI S bit holds 0 (stop counter)</li> </ul>

**Table 15.3 Event Counter Mode Specifications (with two-phase pulse signal processing on timers A2 to A4) (i = 2 to 4)**

Item	Specification
Count sources	Two-phase pulse signal applied to pins TAIIN and TAIOUT
Count operations	<ul style="list-style-type: none"> <li>Increment/decrement can be switched by a two-phase pulse signal</li> <li>When the timer counter underflows or overflows, the reload register value is reloaded into the counter to continue counting. In a free-running count operation, the timer counter continues counting without reloading</li> </ul>
Divide ratio	<ul style="list-style-type: none"> <li><math>\frac{1}{FFFFh - n + 1}</math> when incrementing</li> <li><math>\frac{1}{n + 1}</math> when decrementing</li> </ul> <i>n</i> : TAI register setting value, 0000h to FFFFh
Count start condition	The TAI <sub>S</sub> bit in the TABSR register is 1 (start counter)
Count stop condition	The TAI <sub>S</sub> bit in the TABSR register is 0 (stop counter)
Interrupt request generating timing	When the timer counter overflows or underflows
TAIIN pin function	A two-phase pulse input
TAIOUT pin function	A two-phase pulse input
Read from timer	The TAI register indicates a counter value
Write to timer	<ul style="list-style-type: none"> <li>While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAI register is written to both the reload register and the counter</li> <li>While the timer counter is running, the value written to the TAI register is written to the reload register (it is transferred to the counter at the next reload timing)</li> </ul>
Other functions (1)	<ul style="list-style-type: none"> <li>Normal processing operation (timers A2 and A3) While the input signal applied to the TAJOUT pin is held high, the timer increments on the rising edge of the TAJIN pin and decrements on the falling edge (j = 2 or 3)</li> </ul>  <ul style="list-style-type: none"> <li>Quadrupled processing operation (timers A3 and A4) When the input signal applied to the TAKOUT pin is held high on the rising edge of the TAKIN pin, the timer increments on both the rising and falling edges of pins TAKOUT and TAKIN (k = 3 or 4). When the signal is held high on the falling edge of the TAKIN pin, the timer decrements on both the rising and falling edges of pins TAKOUT and TAKIN</li> </ul>  <ul style="list-style-type: none"> <li>Counter reset by Z-phase input (timer A3) The counter value is set to 0 by Z-phase input</li> </ul>

Note:

- Only timer A3 is available for any of the other functions. Timer A2 is exclusively for normal processing operations and timer A4 is for the quadrupled processing operation.



**Figure 15.12 Registers TA0MR to TA4MR in Event Counter Mode**

### 15.1.2.1 Counter Reset by Two-phase Pulse Signal Processing

A Z-phase input signal resets the timer counter when a two-phase pulse signal is being processed. This function can be used under the following conditions: timer A3 event counter mode, two-phase pulse signal processing, free-running count operation, and quadrupled processing. The Z-phase signal is applied to the  $\overline{\text{INT2}}$  pin.

When the TAZIE bit in the ONSF register is set to 1 (Z-phase input enabled), the timer counter can be reset by Z-phase input. To reset the counter, set the TA3 register to 0000h beforehand.

A Z-phase signal applied to the  $\overline{\text{INT2}}$  pin is detected on an edge. The edge polarity is selected using the POL bit in the INT2IC register. The Z-phase signal should be input in order to have a pulse width of at least one count source cycle for timer A3. Figure 15.13 shows the two-phase pulse (phases A and B) and the Z-phase.

The timer counter is reset at the initial count source input after Z-phase input is detected. Figure 15.14 shows the counter reset timing.

When timer A3 overflows or underflows during a reset by the Z-phase input, two timer A3 interrupt requests are successively generated. To avoid this, the timer A3 interrupt request should not be used when using this function.




Figure 15.13 Two-phase Pulse (phases A and B) and Z-phase




Figure 15.14 Counter Reset Timing


### 15.1.3 One-shot Timer Mode

In one-shot timer mode, the timer operates only once for each trigger. Table 15.4 lists specifications of one-shot timer mode. Once a trigger occurs, the timer starts and operates for a given period. Figure 15.15 shows registers TA0MR to TA4MR in this mode.

**Table 15.4 One-shot Timer Mode Specifications (i = 0 to 4)**

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	<ul style="list-style-type: none"> <li>• Decrement</li> <li>• When the timer counter reaches 0000h, it stops running after the reload register value is reloaded</li> <li>• When a trigger occurs while counting, the reload register value is reloaded into the counter to continue counting</li> </ul>
Divide ratio	$\frac{1}{n}$ n: TAI register setting value, 0000h to FFFFh (Note that the timer counter does not run if n = 0000h)
Count start conditions	<p>The TAI<sub>i</sub>S bit in the TABSR register is 1 (start counter) and any of following triggers occurs:</p> <ul style="list-style-type: none"> <li>• An external trigger applied to the TAI<sub>i</sub>N pin</li> <li>• One of the following: the overflow and/or underflow signal of timer B2, the overflow and/or underflow signal of timer A<sub>j</sub> (j = i - 1, or j = 4 if i = 0), or the overflow and/or underflow signal of timer A<sub>k</sub> (k = i + 1, or k = 0 if i = 4)</li> <li>• The TAI<sub>i</sub>OS bit in the ONSF register is 1 (start the timer)</li> </ul>
Count stop conditions	<ul style="list-style-type: none"> <li>• The timer counter reaches 0000h and the reload register value is reloaded</li> <li>• The TAI<sub>i</sub>S bit in the TABSR register is 0 (stop counter)</li> </ul>
Interrupt request generating timing	When the timer counter reaches 0000h
TAI <sub>i</sub> N pin function	A programmable I/O port or a trigger input
TAI <sub>i</sub> OUT pin function	A programmable I/O port or a pulse output
Read from timer	The TAI register indicates an undefined value
Write to timer	<ul style="list-style-type: none"> <li>• While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAI register is written to both the reload register and the counter</li> <li>• While the timer counter is running, the value written to the TAI register is written to the reload register (it is transferred to the counter at the next reload timing)</li> </ul>
Other function	<ul style="list-style-type: none"> <li>• Pulse output function</li> </ul> <p>A low is output while the timer counter is stopped and a high is output while the timer counter is running</p>






**Figure 15.15 Registers TA0MR to TA4MR in One-shot Timer Mode**

### 15.1.4 Pulse-width Modulation Mode

In pulse-width modulation mode, the timer outputs pulses of given width successively. Table 15.5 lists specifications of pulse-width modulation mode. The timer counter functions as either a 16-bit or 8-bit pulse-width modulator. Figure 15.16 shows registers TA0MR to TA4MR in this mode. Figures 15.17 and 15.18 show operation examples of 16-bit and 8-bit pulse-width modulators.

**Table 15.5 Pulse-width Modulation Mode Specifications (i = 0 to 4)**

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	<ul style="list-style-type: none"> <li>Decrement (the timer counter functions as an 8-bit or a 16-bit pulse-width modulator)</li> <li>The reload register value is reloaded on the rising edge of a PWM pulse to continue counting</li> <li>The timer is not affected by a trigger that occurs while the counter is running</li> </ul>
16-bit PWM	<ul style="list-style-type: none"> <li>High level width: <math>\frac{n}{fj}</math> <i>n</i>: TAI register setting value, 0000h to FFFEh <i>fj</i>: Count source frequency</li> <li>Period: fixed to <math>\frac{2^{16} - 1}{fj}</math></li> </ul>
8-bit PWM	<ul style="list-style-type: none"> <li>High level width: <math>\frac{n \times (m + 1)}{fj}</math></li> <li>Period: <math>\frac{(2^8 - 1) \times (m + 1)}{fj}</math> <i>n</i>: Upper byte of the TAI register setting value, 00h to FEh <i>m</i>: Lower byte of the TAI register setting value, 00h to FFh</li> </ul>
Count start conditions	<ul style="list-style-type: none"> <li>The TAI<sub>S</sub> bit in the TABSR register is 1 (start counter)</li> <li>The TAI<sub>S</sub> bit is 1 and an external trigger is applied to the TAI<sub>IN</sub> pin</li> <li>The TAI<sub>S</sub> bit is 1 and any of following triggers occurs: the overflow and/or underflow signal of timer B2, the overflow and/or underflow signal of timer A<sub>j</sub> (j = i - 1, or j = 4 if i = 0), or the overflow and/or underflow signal of timer A<sub>k</sub> (k = i + 1, or k = 0 if i = 4)</li> </ul>
Count stop condition	The TAI <sub>S</sub> bit in the TABSR register is 0 (stop counter)
Interrupt request generating timing	On the falling edge of the PWM pulse
TAI <sub>IN</sub> pin function	A programmable I/O port or trigger input
TAI <sub>OUT</sub> pin function	A pulse output
Read from timer	The TAI register indicates an undefined value
Write to timer	<ul style="list-style-type: none"> <li>While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAI register is written to both the reload register and the counter</li> <li>While the timer counter is running, the value written to the TAI register is written to the reload register (it is transferred to the counter at the next reload timing)</li> </ul>



**Figure 15.16 Registers TA0MR to TA4MR in Pulse-width Modulation Mode**




Figure 15.17 16-bit Pulse-width Modulator Operation




Figure 15.18 8-bit Pulse-width Modulator Operation

## 15.2 Timer B

Figure 15.19 shows a block diagram of timer B, and Figure 15.20 to Figure 15.23 show registers associated with timer B.

Timer B supports the three modes shown below. Select a mode by setting bits TMOD1 and TMOD0 in the TBiMR register ( $i = 0$  to 5).

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts an external pulse or an overflow and underflow of other timers.
- Pulse period/pulse-width measure mode: The timer measures the pulse period or pulse width of an external signal.




Figure 15.19 Timer B Block Diagram




Figure 15.20 Registers TB0 to TB5




Figure 15.21 Registers TB0MR to TB5MR




Figure 15.22 TABSR Register




Figure 15.23 TBSR Register

### 15.2.1 Timer Mode

In timer mode, the timer counts an internally generated count source. Table 15.6 lists specifications of timer mode. Figure 15.24 shows registers TB0MR to TB5MR in this mode.

**Table 15.6 Timer Mode Specifications (i = 0 to 5)**

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	<ul style="list-style-type: none"> <li>• Decrement</li> <li>• When the timer counter underflows, the reload register value is reloaded into the counter to continue counting</li> </ul>
Divide ratio	$\frac{1}{n+1}$ n: TBi register setting value, 0000h to FFFFh
Count start condition	The TBiS bit in the TABSR or TBSR register is 1 (start counter)
Count stop condition	The TBiS bit in the TABSR or TBSR register is 0 (stop counter)
Interrupt request generating timing	When the timer counter underflows
TBiIN pin function	Functions as a programmable I/O port
Read from timer	The TBi register indicates a counter value
Write to timer	<ul style="list-style-type: none"> <li>• While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TBi register is written to both the reload register and the counter</li> <li>• While the timer counter is running, the value written to the TBi register is written to the reload register (it is transferred to the counter at the next reload timing)</li> </ul>







Figure 15.24 Registers TB0MR to TB5MR in Timer Mode

### 15.2.2 Event Counter Mode


In event counter mode, the timer counts an external signal or the overflow or underflow of other timers. Table 15.7 lists specifications of event counter mode. Figure 15.25 shows the TBiMR register in this mode (i = 0 to 5).

**Table 15.7 Event Counter Mode Specifications (i = 0 to 5)**

Item	Specification
Count sources	<ul style="list-style-type: none"> <li>External signal applied to the TBiIN pin (valid edge is selectable among the falling edge, the rising edge, or both)</li> <li>The overflow or underflow signal of TBj (j = i - 1; j = 2 if i = 0; or j = 5 if i = 3)</li> <li>Phase shift clock of the intelligent I/O group k (k = i - 1 if i = 1 or 2; k = i - 2 if i = 4 or 5)</li> </ul>
Count operations	<ul style="list-style-type: none"> <li>Decrement</li> <li>When the timer counter underflows, the reload register value is reloaded into the counter to continue counting</li> </ul>
Divide ratio	$\frac{1}{n+1}$ n: TBi register setting value, 0000h to FFFFh
Count start condition	The TBiS bit in the TABSR or TBSR register is 1 (start counter)
Count stop condition	The TBiS bit in the TABSR or TBSR register is 0 (stop counter)
Interrupt request generation timing	When the timer counter underflows
TBiIN pin function	Functions as a programmable I/O port or count source input
Read from timer	The TBi register indicates a counter value
Write to timer	<ul style="list-style-type: none"> <li>While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TBi register is written to both the reload register and the counter</li> <li>While the timer counter is running, the value written to the TBi register is written to the reload register (it is transferred to the counter at the next reload timing)</li> </ul>



**Figure 15.25 Registers TB0MR to TB5MR in Event Counter Mode**



**Figure 15.26 TBECKS Register**

### 15.2.3 Pulse Period/Pulse-width Measure Mode


In pulse period/pulse-width measure mode, the timer measures the pulse period or pulse width of an external signal. Table 15.8 lists specifications of the pulse period/pulse-width measure mode. Figure 15.27 shows registers TB0MR to TB5MR in this mode. Figures 15.28 and 15.29 show an operation example of pulse period measurement and pulse-width measurement, respectively.

**Table 15.8 Pulse Period/Pulse-width Measure Mode Specifications (i = 0 to 5)**

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	<ul style="list-style-type: none"> <li>• Increment</li> <li>• The counter value is transferred to the reload register on the valid edge of a pulse to be measured, then it is set to 0000h to resume counting</li> </ul>
Count start condition	The TBiS bit in the TABSR or TBSR register is 1 (start counter)
Count stop condition	The TBiS bit in the TABSR or TBSR register is 0 (stop counter)
Interrupt request generating timing	<ul style="list-style-type: none"> <li>• On the valid edge of a pulse to be measured <sup>(1)</sup></li> <li>• When the timer counter overflows (when the MR3 bit in the TBIMR register becomes 1 (overflow)) <sup>(2)</sup></li> </ul>
TBiIN pin function	A pulse input to be measured
Read from timer	The TBi register indicates a reload register value (measurement results) <sup>(3)</sup>
Write to timer	The value written to the TBi register is written to neither the reload register nor the counter

Notes:

1. No interrupt request is generated when the pulse to be measured is applied on the initial valid edge after the timer counter starts.
2. While the TBiS bit is 1 (start counter), after the MR3 bit becomes 1 (overflow) and at least one count source cycle has elapsed, a write operation to the TBIMR register sets the MR3 bit to 0 (no overflow).
3. The TBi register indicates an undefined value until the pulse to be measured is applied on the second valid edge after the timer counter starts.



**Figure 15.27 Registers TB0MR to TB5MR in Pulse Period/Pulse-width Measure Mode**




Figure 15.28 Operation Example in Pulse Period Measurement




Figure 15.29 Operation Example in Pulse-width Measurement

## 15.3 Notes on Timers

### 15.3.1 Timer A and Timer B

All timers are stopped after a reset. To restart timers, configure parameters such as operating mode, count source, and counter value, then set the TAI<sub>S</sub> bit or TB<sub>J</sub>S bit in the TABSR or TBSR register to 1 (count starts) (i = 0 to 4; j = 0 to 5).

The following registers and bits should be set while the TAI<sub>S</sub> bit or TB<sub>J</sub>S bit is 0 (count stops):

- Registers TAI<sub>MR</sub> and TB<sub>J</sub>MR
- UDF register
- Bits TAZIE, TA0TGL, and TA0TGH in the ONSF register
- TRGSR register

### 15.3.2 Timer A

#### 15.3.2.1 Timer Mode

- While the timer counter is running, the TAI register indicates a counter value at any given time. However, FFFFh is read while reloading is in progress. A set value is read if the TAI register is set while the timer counter is stopped.

#### 15.3.2.2 Event Counter Mode

- While the timer counter is running, the TAI register indicates a counter value at any given time. However, FFFFh is read if the timer counter underflows or 0000h if overflows while reloading is in progress. A set value is read if the TAI register is set while the timer counter is stopped.

#### 15.3.2.3 One-shot Timer Mode

- If the TAI<sub>S</sub> bit in the TABSR register is set to 0 (count stops) while the timer counter is running, the following operations are performed:
  - The timer counter stops and the setting value of the TAI register is reloaded.
  - A low signal is output at the TAI<sub>OUT</sub> pin.
  - The IR bit in the TAI<sub>IC</sub> register becomes 1 (interrupts requested) after one CPU clock cycle.
- The one-shot timer is operated by an internal count source. When the trigger is an input to the TAI<sub>IN</sub> pin, the signal is output with a maximum one count source clock delay after a trigger input to the TAI<sub>IN</sub> pin.
- The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt, set the IR bit to 0 after one of the settings below is done:
  - Select one-shot timer mode after a reset.
  - Switch operating modes from timer mode to one-shot timer mode.
  - Switch operating modes from event counter mode to one-shot timer mode.
- If a retrigger occurs while counting, the timer counter decrements by one, reloads the setting value of the TAI register, and then continues counting. To generate a retrigger while counting, wait at least one count source cycle after the last trigger is generated.
- When an external trigger input is selected to start counting in timer A one-shot mode, do not provide an external retrigger for 300 ns before the timer counter reaches 0000h. Otherwise, it may stop counting.



#### 15.3.2.4 Pulse-width Modulation Mode

- The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt, set the IR bit to 0 after one of the settings below is done (i = 0 to 4):
  - Select pulse-width modulation mode after a reset.
  - Switch operating modes from timer mode to pulse-width modulation mode.
  - Switch operating modes from event counter mode to pulse-width modulation mode.
  
- If the TAI<sub>S</sub> bit in the TABSR register is set to 0 (count stops) while PWM pulse is output, the following operations are performed:
  - The timer counter stops.
  - The output level at the TAI<sub>OUT</sub> pin changes from high to low. The IR bit becomes 1.
  - When a low signal is output at the TAI<sub>OUT</sub> pin, it does not change. The IR bit does not change, either.

### 15.3.3 Timer B

#### 15.3.3.1 Timer Mode and Event Counter Mode

- While the timer counter is running, the T Bj register indicates a counter value at any given time (j = 0 to 5). However, FFFFh is read while reloading is in progress. When a value is set to the T Bj register while the timer counter is stopped, if the T Bj register is read before the count starts, the set value is read.

#### 15.3.3.2 Pulse Period/Pulse-width Measure Mode

- To set the MR3 bit in the T BjMR register to 0 (no overflow), write the T BjMR register after the MR3 bit becomes 1 (overflow) and at least one count source cycle has elapsed while the T BjS bit in the TABSR or TBSR register is 1 (start counter).
- Use the IR bit in the T BjIC register to detect overflow. The MR3 bit is used only to determine an interrupt request source within the interrupt handler.
- The counter value is undefined when the timer counter starts. Therefore, the timer counter may overflow before a measured pulse is applied on the initial valid edge and cause a timer B j interrupt request to be generated.
- When the measured pulse is applied on the initial valid edge after the timer counter starts, an undefined value is transferred to the reload register. At this time, a timer B j interrupt request is not generated.
- The IR bit may become 1 (interrupt requested) by changing bits MR1 and MR0 in the T BjMR register after the timer counter starts. However, if the same value is rewritten to bits MR1 and MR0, the IR bit does not change.
- Pulse width is continuously measured in pulse-width measure mode. Whether the measurement result is high-level width or not is determined by a program.
- When an overflow occurs at the same time a pulse is applied on the valid edge, this pulse is not recognized since an interrupt request is generated only once. Do not let an overflow occur in pulse period measure mode.
- In pulse-width measure mode, determine whether an interrupt source is a pulse applied on the valid edge or an overflow by reading the port level in the timer B j interrupt handler.

## 16. Three-phase Motor Control Timers

A three-phase motor driving waveform can be output using timers A1, A2, A4, and B2. The three-phase motor control timers are enabled by setting the INV02 bit in the INVC0 register to 1. Timer B2 is used for carrier wave control, and timers A1, A2, and A4 for three-phase PWM output (U,  $\bar{U}$ , V,  $\bar{V}$ , W, and  $\bar{W}$ ) control. Table 16.1 lists the specifications of the three-phase motor control timers and Figure 16.1 shows its block diagram. Figures 16.2 to 16.6 show registers associated with this function.

**Table 16.1 Specifications for Three-phase Motor Control Timers**

Item	Specification
Three-phase PWM waveform output pins	Six pins: U, $\bar{U}$ , V, $\bar{V}$ , W, and $\bar{W}$
Forced cutoff (1)	A low input to the $\bar{NMI}$ pin
Timers	Timers A4, A1, and A2 are used in one-shot timer mode: Timer A4 is used for U- and $\bar{U}$ -phase waveform control Timer A1 is used for V- and $\bar{V}$ -phase waveform control Timer A2 is used for W- and $\bar{W}$ -phase waveform control Timer B2 is used in timer mode Carrier wave cycle control Dead time timer (three 8-bit timers share a reload register): Dead time control
Output waveforms	Triangular wave modulation and sawtooth wave modulation • Output of a high or a low waveform for one cycle • Separately settable levels of high side and low side
Carrier wave periods	Triangular wave modulation: count source $\times (m + 1) \times 2$ Sawtooth wave modulation: count source $\times (m + 1)$ m: TB2 register setting value from 0000h to FFFFh Count source: f1, f8, f2n, or fC32
Three-phase PWM output width	Triangular wave modulation: count source $\times n \times 2$ Sawtooth wave modulation: count source $\times n$ n: Setting value of registers TA4, TA1, and TA2 (registers TA4, TA41, TA1, TA11, TA2, and TA21 when the INV11 bit in the INVC1 register is 1) from 0001h to FFFFh Count source: f1, f8, f2n, or fC32
Dead time (width)	Count source $\times p$ or no dead time p: DTT register setting value from 01h to FFh Count source: f1 or f1 divided by 2
Active level	Selectable either active high or active low
Simultaneous conduction prevention	Function to detect simultaneous turn-on signal outputs, function to disable signal output when simultaneous turn-on signal outputs are detected
Interrupt frequency	Selectable from one through 15 time-carrier wave cycle-to-cycle basis for the timer B2 interrupt

Note:

1. Forced cutoff by a signal input to the  $\bar{NMI}$  pin can be performed when the PM24 bit in the PM2 register is 1 (NMI enabled), the SDE bit in the IOBC register is 1 (shutdown enabled), the INV02 bit in the INVC0 register is 1 (three-phase motor control timers used), and the INV03 bit is 1 (three-phase motor control timer output enabled).




Figure 16.1 Block Diagram for Three-phase Motor Control Timers




Figure 16.2 INVC0 Register




Figure 16.3 INVC1 Register






Figure 16.4 IOBC Register



**Figure 16.5 Registers IDB0 and IDB1**





**Figure 16.6 ICTB2 Register**

## 16.1 Modulation Modes of Three-phase Motor Control Timers

The three-phase motor control timers support two modulation modes: triangular wave modulation mode and sawtooth wave modulation mode. The triangular wave modulation mode has two modes: three-phase mode 0 and three-phase mode 1. Table 16.2 lists bit settings and characteristics of each mode.

**Table 16.2 Modulation Modes**

Item	Triangular Wave Modulation Mode		Sawtooth Wave Modulation Mode
	Three-phase mode 0	Three-phase mode 1	(Three-phase mode 0)
Bit settings	INV06 is 0, INV11 is 0, PWCON is 0	INV06 is 0, INV11 is 1	INV06 is 1, INV11 is 0, PWCON is 0
Waveform	Triangular wave		Sawtooth wave
Registers TA11, TA21, and TA41	Not used	Used	Not used
Timing to transfer data from registers IDB0 and IDB1 to the three-phase output shift register	Only once when a transfer trigger <sup>(1)</sup> occurs after setting registers IDB0 and IDB1		Whenever a transfer trigger <sup>(1)</sup> occurs
Timing to trigger the dead time timer when the INV16 bit is 0	On the falling edge of a one-shot pulse of timers A1, A2, and A4		When a transfer trigger occurs, or on the falling edge of a one-shot pulse of timers A1, A2, and A4
Bits INV00 and INV01 in the INVC0 register	Disabled. The ICTB2 counter increments each time timer B2 underflows, irrespective of the INV00 and INV01 bit settings	Enabled	Disabled. The ICTB2 counter increments each time timer B2 underflows, irrespective of the INV00 and INV01 bit settings
INV13 bit	Disabled	Enabled	Disabled


Note:

1. The transfer trigger is a timer B2 underflow, a write operation to the INV07 bit, or a write operation to the TB2 register when the INV10 bit is 1.


### 16.2 Timer B2

Timer B2, which operates in timer mode, is used for carrier wave control in the three-phase motor control timers.


Figures 16.7 and 16.8 show registers TB2 and TB2MR in this function, respectively. Figure 16.9 shows the TB2SC register which switches timing to change the carrier wave frequency in three-phase mode 1.



**Figure 16.7 TB2 Register When Using Three-phase Motor Control Timers**



**Figure 16.8 TB2MR Register When Using Three-phase Motor Control Timers**



**Figure 16.9 TB2SC Register**

### 16.3 Timers A4, A1, and A2

Timers A4, A1, and A2 are used for three-phase PWM output (U,  $\bar{U}$ , V,  $\bar{V}$ , W, and  $\bar{W}$ ) control when using the three-phase motor control timers.

These timers should be operated in one-shot timer mode. Every time timer B2 underflows, a trigger is input to timers A4, A1, and A2 to generate a one-shot pulse. If the values of registers TA4, TA1, and TA2 are rewritten every time a timer B2 interrupt occurs, the duty cycle of the PWM waveform can be varied.

In three-phase mode 1, the value of registers TAI and TAI-1 is alternately reloaded to the counter at each timer B2 interrupt, which halves the timer B2 interrupt frequency ( $i = 4, 1, 2$ ).

Figure 16.10 shows registers TA1, TA2, TA4, TA11, TA21, and TA41 in the three-phase motor control timers. Figure 16.11 shows registers TA1M, TA2M, TA4M, TA11M, TA21M, and TA41M in this function. Figure 16.12 shows registers TA1MR, TA2MR, and TA4MR in this function. Figures 16.13 and 16.14 show registers TRGSR and TABSR, respectively, in this function.






Figure 16.10 Registers TA1, TA2, TA4, TA11, TA21, and TA41



**Figure 16.11 Registers TA1M, TA2M, TA4M, TA11M, TA21M, and TA41M**



**Figure 16.12 Registers TA1MR, TA2MR, and TA4MR When Using Three-phase Motor Control Timers**




Figure 16.13 TRGSR Register in Three-phase Motor Control Timers




Figure 16.14 TABSR Register



## 16.4 Simultaneous Conduction Prevention and Dead Time Timer

The three-phase motor control timers offer two ways to avoid shoot-through, which occurs when high-side and low-side transistors are simultaneously turned on.

One is “simultaneous turn-on signal output disable function”. This function prevents high-side and low-side transistors from being inadvertently switched to active due to events like program errors. The other is by the use of dead time timers. A dead time timer delays the turn-on of one transistor in order to ensure that an adequate time (the dead time) passes after the other is turned off.

To disable simultaneous turn-on output signals, the INV04 bit in the INVC0 register should be set to 1. If outputs for any pair of phases (U and  $\bar{U}$ , V and  $\bar{V}$ , or W and  $\bar{W}$ ) are simultaneously switched to an active state, every three-phase motor control output pin becomes high-impedance. Figure 16.15 shows an example of output waveform when simultaneous turn-on signal output is disabled.

To enable the dead time timer, the INV15 bit in the INVC1 register should be set to 0. The DTT register determines the dead time. Figure 16.16 shows the DTT register and Figure 16.17 shows an example of output waveform on using dead time timer.






Figure 16.15 Output Waveform When Simultaneous Turn-on Signal Output is Disabled



**Figure 16.16 DTT Register**



**Figure 16.17 Output Waveform When Using Dead Time Timer**

### 16.5 Three-phase Motor Control Timer Operation

Figures 16.18 and 16.19 show an operation example of triangular wave modulation and sawtooth wave modulation, respectively.




Figure 16.18 Triangular Wave Modulation Operation




Figure 16.19 Sawtooth Wave Modulation Operation

## 16.6 Notes on Three-phase Motor Control Timers

### 16.6.1 Shutdown

- When a low signal is applied to the  $\overline{\text{NMI}}$  pin with the following bit settings, pins TA1OUT, TA2OUT, and TA4OUT become high-impedance: the PM24 bit in the PM2 register is 1 (NMI enabled), the SDE bit in the IOBC register is 1 (shutdown enabled), the INV02 bit in the INVC0 register is 1 (three-phase motor control timers used), and the INV03 bit is 1 (three-phase motor control timer output enabled).

### 16.6.2 Register Setting

- Do not write to the TAI1 register before and after timer B2 underflows ( $i = 1, 2, 4$ ). Before writing to the TAI1 register, read the TB2 register to verify that sufficient time remains until timer B2 underflows. Then, immediately write to the TAI1 register so no interrupt handling is performed during this write procedure. If the TB2 register indicates little time remains until the underflow, write to the TAI1 register after timer B2 underflows.

## 17. Serial Interface

The serial interface consists of five channels: UART0 to UART4.

Each channel has an exclusive timer to generate the transmit/receive clock and operates independently.

Figures 17.1 and 17.2 show block diagrams of UART0 to UART2 and UART3 and UART4, respectively.

UARTi supports the following modes:

- Synchronous serial interface mode (for UART0 to UART4)
- Asynchronous serial interface mode (UART mode) (for UART0 to UART4)
- Special mode 1 (I<sup>2</sup>C mode) (for UART0 to UART2)
- Special mode 2 (for UART0 to UART2)

Figures 17.3 to 17.17 show registers associated with UARTi (i = 0 to 4).

Refer to the tables listing each mode for registers and pin settings.

**Table 17.1 Comparison UART0 to UART4 Functions**

Mode/Function	UART0 to UART2	UART3, UART4
Synchronous serial interface mode	Available	Available
Serial data logic inversion	Available	Not available
UART mode	Available	Available
CTS/RTS function selection	Available	Available
TXD and RXD I/O polarity selection	Available	Not available
Special mode 1 (I <sup>2</sup> C mode)	Available	Not available
Special mode 2	Available	Not available




Figure 17.1 UARTi Block Diagram (i = 0 to 2)




Figure 17.2 UARTi Block Diagram (i = 3, 4)






Figure 17.3 Registers U0MR to U2MR




Figure 17.4 Registers U3MR and U4MR





Figure 17.5 Registers U0C0 to U2C0



**Figure 17.6 Registers U3C0 and U4C0**




Figure 17.7 Registers U0C1 to U2C1




Figure 17.8 Registers U3C1 and U4C1




Figure 17.9 U34CON Register





Figure 17.10 Registers U0SMR to U2SMR



**Figure 17.11 Registers U0SMR2 to U2SMR2**




Figure 17.12 Registers U0SMR3 to U2SMR3






Figure 17.13 Registers U0SMR4 to U2SMR4




Figure 17.14 Registers U0BRG to U4BRG




Figure 17.15 Registers U0TB to U4TB





Figure 17.16 Registers U0RB to U2RB



**Figure 17.17 Registers U3RB and U4RB**

## 17.1 Synchronous Serial Interface Mode

The synchronous serial interface mode allows data transmission/reception synchronized with the transmit/receive clock. Table 17.2 lists specifications of synchronous serial interface mode.

**Table 17.2 Synchronous Serial Interface Mode Specifications**

Item	Specification
Data format	8-bit character length
Transmit/receive clock	<ul style="list-style-type: none"> <li>The CKDIR bit in the UiMR register is 0 (internal clock) (<math>i = 0</math> to 4):  <math display="block">\frac{fx}{2(m+1)} \quad fx = f1, f8, f2n; m: \text{UiBRG register setting value, 00h to FFh}</math> </li> <li>The CKDIR bit is 1 (external clock): input to the CLKi pin</li> </ul>
Transmit/receive control	CTS function enabled, RTS function enabled, or CTS/RTS function disabled
Transmit start conditions	<p>The conditions for starting data transmission are as follows <sup>(1)</sup>:</p> <ul style="list-style-type: none"> <li>The TE bit in the UiC1 register is 1 (transmission enabled)</li> <li>The TI bit in the UiC1 register is 0 (data held in the UiTB register)</li> <li>Input level at the CTSi pin is low when the CTS function is selected</li> </ul>
Receive start conditions	<p>The conditions for starting data reception are as follows <sup>(1)</sup>:</p> <ul style="list-style-type: none"> <li>The RE bit in the UiC1 register is 1 (reception enabled)</li> <li>The TE bit in the UiC1 register is 1 (transmission enabled)</li> <li>The TI bit in the UiC1 register is 0 (data held in the UiTB register)</li> <li>Input level at the CTSi pin is low when the CTS function is selected</li> </ul>
Interrupt request generating timing	<p>In transmit interrupt, one of the following conditions can be selected by setting the UiIRS bit in registers U0C1 to U2C1 and U34CON:</p> <ul style="list-style-type: none"> <li>The UiIRS bit is 0 (transmit buffer is empty): when data is transferred from the UiTB register to the UARTi transmit register (when the transmission has started)</li> <li>The UiIRS bit is 1 (transmission is completed): when data transmission from the UARTi transmit register is completed</li> </ul> <p>In receive interrupt,</p> <ul style="list-style-type: none"> <li>When data is transferred from the UARTi receive register to the UiRB register (when the reception is completed)</li> </ul>
Error detection	<p>Overflow error <sup>(2)</sup></p> <p>This error occurs when the seventh bit of the next data is received before the UiRB register is read</p>
Other functions	<ul style="list-style-type: none"> <li>CLK polarity Rising or falling edge of the transmit/receive clock for output and input of transmit/receive data</li> <li>Bit order selection LSB first or MSB first</li> <li>Continuous receive mode Data reception is enabled by a read access to the UiRB register</li> <li>Serial data logic inversion (UART0 to UART2) This function logically inverts transmit/receive data</li> </ul>

Notes:

- When selecting an external clock, the following preconditions should be met:
  - The CLKi pin is held high when the CKPOL bit in the UiC0 register is set to 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge).
  - The CLKi pin is held low when the CKPOL bit is set to 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge).
- The UiRB register is undefined when an overrun error occurs. The IR bit in the SiRIC register does not change to 1 (interrupt requested).

Tables 17.3 and 17.4 list register settings. When UART<sub>i</sub> operating mode is selected, a high is output at the TXD<sub>i</sub> pin until transmission starts (the TXD<sub>i</sub> pin is high-impedance when the N-channel open drain output is selected) (i = 0 to 4).

Figures 17.18 and 17.19 show examples of transmit and receive operations in synchronous serial interface mode, respectively.

**Table 17.3 Register Settings in Synchronous Serial Interface Mode (for UART0 to UART2)**


Register	Bits	Function
UiMR	7 to 4	Set the bits to 0000b
	CKDIR	Select either an internal clock or external clock
	SMD2 to SMD0	Set the bits to 001b
UiC0	UFORM	Select either LSB first or MSB first
	CKPOL	Select a transmit/receive clock polarity
	NCH	Select an output mode of the TXD <sub>i</sub> pin
	CRD	Select CTS function enabled or disabled
	TXEPT	Transmit register empty flag
	2	Set the bit to 0
	CLK1 and CLK0	Select a count source for the UiBRG register
UiC1	7	Set the bit to 0
	UiLCH	Set the bit to 1 to use logic inversion
	UiRRM	Set the bit to 1 to use continuous receive mode
	UiIRS	Select a source for the UART <sub>i</sub> transmit interrupt
	RI	Receive complete flag
	RE	Set the bit to 1 to enable data reception
	TI	Transmit buffer empty flag
	TE	Set the bit to 1 to enable data transmission/reception
UiSMR	7 to 0	Set the bits to 00h
UiSMR2	7 to 0	Set the bits to 00h
UiSMR3	7 to 4	Set the bits to 0000b
	NODC	Select a clock output mode
	2 to 0	Set the bits to 000b
UiSMR4	7 to 0	Set the bits to 00h
UiBRG	7 to 0	Set the bit rate
UiTB	7 to 0	Set the data to be transmitted
UiRB	OER	Overrun error flag
	7 to 0	Received data is read

i = 0 to 2


**Table 17.4 Register Settings in Synchronous Serial Interface Mode (for UART3 and UART4)**

Register	Bits	Function
UiMR	7 to 4	Set the bits to 0000b
	CKDIR	Select an internal clock or external clock
	SMD2 to SMD0	Set the bits to 001b
UiC0	UFORM	Select either LSB first or MSB first
	CKPOL	Select a transmit/receive clock polarity
	5	Set the bit to 0
	CRD	Select CTS function enabled or disabled
	TXEPT	Transmit register empty flag
	2	Set the bit to 0
	CLK1 and CLK0	Select a count source for the UiBRG register
UiC1	RI	Receive complete flag
	RE	Set the bit to 1 to enable data reception
	TI	Transmit buffer empty flag
	TE	Set the bit to 1 to enable data transmission/reception
U34CON	UiRRM	Set the bit to 1 to use continuous receive mode
	UiIRS	Select an interrupt source for UARTi transmit
IFS0	IFS05 and IFS04	Select input pins for CLK4, RXD4, and $\overline{CTS4}$
	IFS03 and IFS02	Select input pins for CLK3, RXD3, and $\overline{CTS3}$
UiBRG	7 to 0	Set the bit rate
UiTB	7 to 0	Set the data to be transmitted
UiRB	OER	Overrun error flag
	7 to 0	Received data can be read

i = 3, 4



**Figure 17.18 Transmit Operation in Synchronous Serial Interface Mode**



**Figure 17.19 Receive Operation in Synchronous Serial Interface Mode**



### 17.1.1 Reset Procedure on Transmit/Receive Error

When a transmit/receive error occurs in synchronous serial interface mode, follow the procedures below to perform a reset:

#### A. Reset procedure for the UiRB register (i = 0 to 4)


- (1) Set the RE bit in the UiC1 register to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 to 001b (synchronous serial interface mode).
- (4) Set the RE bit in the UiC1 register to 1 (reception enabled).

#### B. Reset procedure for the UiTB register

- (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (2) Set bits SMD2 to SMD0 to 001b (synchronous serial interface mode).
- (3) Irrespective of its status, set the TE bit in the UiC1 register to 1 (transmission enabled).

### 17.1.2 CLK Polarity


As shown in Figure 17.20, the polarity of the transmit/receive clock is selected using the CKPOL bit in the UiC0 register (i = 0 to 4).



**Figure 17.20 Transmit/Receive Clock Polarity (i = 0 to 4)**

### 17.1.3 LSB First and MSB First Selection

As shown in Figure 17.21, the bit order is selected by setting the UFORM bit in the UiC0 register ( $i = 0$  to 4).



**Figure 17.21 Bit Order ( $i = 0$  to 4)**

### 17.1.4 Continuous Receive Mode

In continuous receive mode, data reception is automatically enabled by a read access to the receive buffer register without writing dummy data to the transmit buffer register. To start data reception, however, dummy data is required to read the receive buffer register.

When the UiRRM bit in registers U0C1 to U2C1 and the U34CON register is set to 1 (continuous receive mode enabled), the TI bit in the UiC1 register becomes 0 (data held in the UiTB register) by a read access to the UiRB register ( $i = 0$  to 4). In this UiRRM bit setting, no dummy data should be written to the UiTB register.

### 17.1.5 Serial Data Logic Inversion

When the UiLCH bit in the UiC1 register is 1 (data is logic inverted), the logical value written in the UiTB register is inverted before being transmitted ( $i = 0$  to 2). The UiRB register is read as logic-inverted receive data. Figure 17.22 shows the logic inversion of serial data.




Figure 17.22 Serial Data Logic Inversion ( $i = 0$  to 2)

### 17.1.6 CTS/RTS Function

CTS function controls data transmission using the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin ( $i = 0$  to 4). When an input level at the pin becomes low, data transmission starts. If the input level changes to high during transmission, the transmission of the next data is stopped.

In synchronous serial interface mode, the transmitter is required to operate even during the receive operation. If CTS function is enabled, the input level at the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin should be low to start data reception as well.

RTS function indicates receiver status using the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin. When data reception is ready, the output level at the pin becomes low. It becomes high on the first falling edge of the CLKi pin.

## 17.2 Asynchronous Serial Interface Mode (UART Mode)

The UART mode enables data transmission/reception synchronized with an internal clock generated by a trigger on the falling edge of the start bit. Table 17.5 lists specifications of UART mode.

**Table 17.5 UART Mode Specifications**

Item	Specification
Data format	<ul style="list-style-type: none"> <li>Start bit: 1-bit</li> <li>Data bit (data character): 7-bit, 8-bit, or 9-bit</li> <li>Parity bit: odd, even, or none</li> <li>Stop bit: 1-bit or 2-bit</li> </ul>
Transmit/receive clock	<ul style="list-style-type: none"> <li>The CKDIR bit in the UiMR register is 0 (internal clock) (<math>i = 0</math> to 4):  <math display="block">\frac{f_x}{16(m+1)} \quad f_x = f1, f8, f2n; m: \text{UiBRG register setting value, 00h to FFh}</math> </li> <li>The CKDIR bit is 1 (external clock)  <math display="block">\frac{f_{EXT}}{16(m+1)} \quad f_{EXT}: \text{Clock applied to the CLKi pin}</math> </li> </ul>
Transmit/receive control	CTS function enabled, RTS function enabled, or CTS/RTS function disabled
Transmit start conditions	<p>The conditions for starting data transmission are as follows:</p> <ul style="list-style-type: none"> <li>The TE bit in the UiC1 register is 1 (transmission enabled)</li> <li>The TI bit in the UiC1 register is 0 (data held in the UiTB register)</li> <li>Input level at the CTS<math>_i</math> pin is low when CTS function is selected</li> </ul>
Receive start conditions	<p>The conditions for starting data reception are as follows:</p> <ul style="list-style-type: none"> <li>The RE bit in the UiC1 register is 1 (reception enabled)</li> <li>The start bit is detected</li> </ul>
Interrupt request generating timing	<p>In transmit interrupt, one of the following conditions can be selected by setting the UiIRS bit in registers U0C1 to U2C1 and the U34CON register:</p> <ul style="list-style-type: none"> <li>The UiIRS bit is 0 (transmit buffer is empty): when data is transferred from the UiTB register to the UART<math>_i</math> transmit register (when the transmission has started)</li> <li>The UiIRS bit is 1 (transmission is completed): when data transmission from the UART<math>_i</math> transmit register is completed</li> </ul> <p>In receive interrupt,</p> <ul style="list-style-type: none"> <li>When data is transferred from the UART<math>_i</math> receive register to the UiRB register (when reception is completed)</li> </ul>
Error detection	<ul style="list-style-type: none"> <li>Overrun error <sup>(1)</sup> This error occurs when 1 bit prior to the stop bit (when 1 stop bit length is selected) or the first stop bit (when 2 stop bit length is selected) of the next data is received before the UiRB register is read</li> <li>Framing error This error occurs when the required number of stop bits is not detected</li> <li>Parity error This error occurs when an even number of 1's in parity and character bits is detected while the odd number is set, or vice versa. The parity should be enabled</li> <li>Error sum flag This flag becomes 1 when any of overrun error, framing error, or parity error occurs</li> </ul>
Other functions	<ul style="list-style-type: none"> <li>Bit order selection LSB first or MSB first</li> <li>Serial data logic inversion This function logically inverts transmit/receive data. The start bit and stop bit are not inverted</li> <li>TXD/RXD I/O polarity switching The output level from the TXD pin and the input level to the RXD pin are inverted. All I/O levels are inverted</li> </ul>

Note:

- The UiRB register is undefined when an overrun error occurs. The IR bit in the SiRIC register does not change to 1 (interrupt requested).

Tables 17.6 and 17.7 list register settings. When UART<sub>i</sub> operating mode is selected, a high is output at the TXD<sub>i</sub> pin until transmission starts (the TXD<sub>i</sub> pin is high-impedance when the N-channel open drain output is selected) (i = 0 to 4).

Figures 17.23 and 17.24 show examples of transmit operations in UART mode. Figure 17.25 shows an example of receive operation.

**Table 17.6 Register Settings in UART Mode (UART0 to UART2)**

Register	Bits	Function	
UiMR	IOPOL	Select I/O polarity of pins TXD and RXD	
	PRY and PRYE	Select parity enabled or disabled, and odd or even	
	STPS	Select a stop bit length	
	CKDIR	Select an internal clock or external clock	
	SMD2 to SMD0		Set the bits to 100b in 7-bit character length
			Set the bits to 101b in 8-bit character length
		Set the bits to 110b in 9-bit character length	
UiC0	UFORM	Select LSB first or MSB first in 8-bit character length. Set the bit to 0 in 7-bit or 9-bit character length	
	CKPOL	Set the bit to 0	
	NCH	Select an output mode for the TXD <sub>i</sub> pin	
	CRD	Select CTS function enabled or disabled	
	TXEPT	Transmit register empty flag	
	2	Set the bit to 0	
	CLK1 and CLK0	Select a count source for the UiBRG register	
UiC1	7	Set the bit to 0	
	UiLCH	Set the bit to 1 to use logic inversion	
	UiRRM	Set the bit to 0	
	UiIRS	Select an interrupt source for UART <sub>i</sub> transmission	
	RI	Receive complete flag	
	RE	Set the bit to 1 to enable data reception	
	TI	Transmit buffer empty flag	
	TE	Set the bit to 1 to enable data transmission	
UiSMR	7 to 0	Set the bits to 00h	
UiSMR2	7 to 0	Set the bits to 00h	
UiSMR3	7 to 0	Set the bits to 00h	
UiSMR4	7 to 0	Set the bits to 00h	
UiBRG	7 to 0	Set the bit rate	
UiTB	8 to 0	Set the data to be transmitted <sup>(1)</sup>	
UiRB	OER, FER, PER, and SUM	Error flag	
	8 to 0	Received data is read <sup>(1)</sup>	

i = 0 to 2

Note:

- The bits used are as follows: 7-bit character length: bits 6 to 0  
8-bit character length: bits 7 to 0  
9-bit character length: bits 8 to 0

**Table 17.7 Register Settings in UART Mode (UART3, UART4)**

Register	Bits	Function
UiMR	PRY and PRYE	Select parity enabled or disabled, and odd or even
	STPS	Select a stop bit length
	CKDIR	Select an internal clock or external clock
	SMD2 to SMD0	Set the bits to 100b in 7-bit character length Set the bits to 101b in 8-bit character length Set the bits to 110b in 9-bit character length
UiC0	UFORM	Select LSB first or MSB first in 8-bit character length. Set the bit to 0 in 7-bit or 9-bit character length
	CKPOL	Set the bit to 0
	5	Set the bit to 0
	CRD	Select CTS function enabled or disabled
	TXEPT	Transmit register empty flag
	2	Set the bit to 0
	CLK1 and CLK0	Select a count source for the UiBRG register
UiC1	RI	Receive complete flag
	RE	Set the bit to 1 to enable data reception
	TI	Transmit buffer empty flag
	TE	Set the bit to 1 to enable data transmission
U34CON	UiRRM	Set the bit to 0
	UiIRS	Select an interrupt source for UARTi transmission
UiBRG	7 to 0	Set the bit rate
IFS0	IFS05 and IFS04	Select input pins for CLK4, RXD4, and $\overline{\text{CTS4}}$
	IFS03 and IFS02	Select input pins for CLK3, RXD3, and $\overline{\text{CTS3}}$
UiTB	8 to 0	Set the data to be transmitted <sup>(1)</sup>
UiRB	OER, FER, PER, and SUM	Error flag
	8 to 0	Received data is read <sup>(1)</sup>

i = 3, 4

**Note:**

- The bits used are as follows: 7-bit character length: bits 6 to 0  
8-bit character length: bits 7 to 0  
9-bit character length: bits 8 to 0




Figure 17.23 Transmit Operation in UART Mode (1/2) (i = 0 to 4)





Figure 17.24 Transmit Operation in UART Mode (2/2) (i = 0 to 4)





**Figure 17.25 Receive Operation in UART Mode (i = 0 to 4)**

### 17.2.1 Bit Rate

In UART mode, the bit rate is a clock frequency which is divided by a setting value of the UiBRG register and again divided by 16 (i = 0 to 4). Table 17.8 lists an example of bit rate setting.

**Table 17.8 Bit Rate Setting**

Bit Rate (bps)	Count Source of BRG	Peripheral Clock: 30 MHz		Peripheral Clock: 32 MHz	
		Setting value of BRG: n	Actual bit rate (bps)	Setting value of BRG: n	Actual bit rate (bps)
1200	f8	194 (C2h)	1202	207 (CHh)	1202
2400	f8	97 (61h)	2392	103 (67h)	2404
4800	f8	48 (30h)	4783	51 (33h)	4808
9600	f1	194 (C2h)	9615	207 (CFh)	9615
14400	f1	129 (81h)	14423	138 (8Ah)	14388
19200	f1	97 (61h)	19133	103 (67h)	19231
28800	f1	64 (40h)	28846	68 (44h)	28986
31250	f1	59 (3Bh)	31250	63 (3Fh)	31250
38400	f1	48 (30h)	38265	51 (33h)	38462
51200	f1	36 (24h)	50676	38 (26h)	51282

### 17.2.2 Reset Procedure on Transmit/Receive Error

When a transmit/receive error occurs in UART mode, follow the procedure below to perform a reset:

- A. Reset procedure for the UiRB register ( $i = 0$  to 4)
  - (1) Set the RE bit in the UiC1 register to 0 (reception disabled).
  - (2) Set the RE bit in the UiC1 register to 1 (reception enabled).
  
- B. Reset procedure for the UiTB register
  - (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
  - (2) Set again bits SMD2 to SMD0 to either of 001b, 101b, or 110b.
  - (3) Irrespective of its status, set the TE bit in the UiC1 register to 1 (transmission enabled).

### 17.2.3 LSB First and MSB First Selection

As shown in Figure 17.26, the bit order is selected by setting the UFORM bit in the UiC0 register ( $i = 0$  to 4). This function is available when the character length is 8-bit.




Figure 17.26 Bit Order ( $i = 0$  to 4)

### 17.2.4 Serial Data Logic Inversion

When the UiLCH bit in the UiC1 register is 1 (data is logic inverted), the logical value written in the UiTB register is inverted before being transmitted ( $i = 0$  to 2). The UiRB register is read as logic-inverted receive data. The parity bit is not inverted. Figure 17.27 shows the logic inversion of serial data.




Figure 17.27 Serial Data Logic Inversion ( $i = 0$  to 2)

### 17.2.5 TXD and RXD I/O Polarity Inversion

The output level at the TXD pin and the input level at the RXD pin are inverted by this function. All I/O data levels, including the start bit, stop bit, and parity bit are inverted by setting the IOPOL bit in the UiMR register to 1 (inverted) ( $i = 0$  to 2). Figure 17.28 shows TXD and RXD I/O polarity inversion.




Figure 17.28 TXD and RXD I/O Polarity Inversion ( $i = 0$  to 2)

### 17.2.6 CTS/RTS Function

CTS function controls data transmission using the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin ( $i = 0$  to 4). When an input level at the pin becomes low, data transmission starts. If the input level changes to high during transmit operation, transmission of the next data is stopped.

RTS function indicates receiver status using the  $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$  pin. When the MCU is ready to receive data, the output level at the pin becomes low. It becomes high on the first falling edge of the CLKi pin.

### 17.3 Special Mode 1 (I<sup>2</sup>C Mode)

This mode uses an I<sup>2</sup>C-typed interface for communication. Table 17.9 lists specifications of the I<sup>2</sup>C mode.

**Table 17.9 I<sup>2</sup>C Mode Specifications**

Item	Specification
Data format	8-bit character length
Transmit/receive clock	<p>In master mode</p> <ul style="list-style-type: none"> <li>The CKDIR bit in the UiMR register is 0 (internal clock) (i = 0 to 2):</li> </ul> $\frac{fx}{2(m+1)} \quad fx = f1, f8, f2n$ <p style="text-align: center;"><i>m</i>: UiBRG register setting value, 00h to FFh</p> <p>In slave mode</p> <ul style="list-style-type: none"> <li>The CKDIR bit is 1 (external clock): input to the SCLi pin</li> </ul>
Transmit start conditions	<p>The conditions for starting data transmission are as follows <sup>(1)</sup>:</p> <ul style="list-style-type: none"> <li>The TE bit in the UiC1 register is 1 (transmission enabled)</li> <li>The TI bit in the UiC1 register is 0 (data held in the UiTB register)</li> </ul>
Receive start conditions	<p>The conditions for starting data reception are as follows <sup>(1)</sup>:</p> <ul style="list-style-type: none"> <li>The RE bit in the UiC1 register is 1 (reception enabled)</li> <li>The TE bit in the UiC1 register is 1 (transmission enabled)</li> <li>The TI bit in the UiC1 register is 0 (data held in the UiTB register)</li> </ul>
Interrupt request generating timing	When any of the following is detected: START condition, STOP condition, NACK (not-acknowledge), or ACK (acknowledge)
Error detection	<p>Overflow error <sup>(2)</sup></p> <p>This error occurs when the eighth bit of the next data is received before the UiRB register is read</p>
Other functions	<ul style="list-style-type: none"> <li>Arbitration lost Update timing of the ABT bit in the UiRB register can be selected</li> <li>SDAi digital delay No digital delay or two to eight cycles of digital delay of UiBRG count source</li> <li>Clock phase setting Clock delayed or no clock delay</li> </ul>

**Notes:**

- When an external clock is selected, the conditions should be met while the external clock signal is held high.
- The UiRB register is undefined when an overrun error occurs. The IR bit in the SiRIC register does not change to 1 (interrupt requested).

Table 17.10 lists register settings in I<sup>2</sup>C mode, and Tables 17.11 and 17.12 list I<sup>2</sup>C mode functions. Figure 17.29 shows a block diagram of I<sup>2</sup>C mode, and Figure 17.30 shows timings for the transfer to the UiRB register and the interrupt (i = 0 to 2).

As shown in Tables 17.11 and 17.12, UARTi enters this mode when bits SMD2 to SMD0 in the UiMR register are set to 010b, and the IICM bit in the UiSMR register is set to 1 (i = 0 to 2). Since a transmit signal at the SDAi pin is output via the delay circuit, it changes after the SCLi pin is stably held low.




Figure 17.29 I<sup>2</sup>C Mode Block Diagram (i = 0 to 2)

**Table 17.10 Register Settings in I<sup>2</sup>C Mode (i = 0 to 2)**

Register	Bits	Function	
		Master	Slave
UiMR	IOPOL	Set the bit to 0	
	CKDIR	Set the bit to 0	Set the bit to 1
	SMD2 to SMD0	Set the bit to 010b	
UiC0	7 to 4	Set the bits to 1011b	
	TXEPT	Transmit register empty flag	
	2	Set the bit to 0	
	CLK1 and CLK0	Select a count source for the UiBRG register	Disabled
UiC1	7 to 5	Set the bits to 000b	
	UIIRS	Set the bit to 1	
	RI	Receive complete flag	
	RE	Set the bit to 1 to enable data reception	
	TI	Transmit buffer empty flag	
	TE	Set the bit to 1 to enable data transmission/reception	
UiSMR	7 to 3	Set the bits to 00000b	
	BBS	Bus busy flag	
	ABC	Select an arbitration lost detection timing	Disabled
	IICM	Set the bit to 1	
UiSMR2	7	Set the bit to 0	
	SDHI	Set the bit to 1 to disable the SDA output	
	SWC2	Set the bit to 1 to hold the SCL output at a forcible low	
	STC	Set the bit to 0	Set the bit to 1 to reset UARTi by detecting the START condition
	ALS	Set the bit to 1 to stop the output at the SDAi pin to detect an arbitration lost	Set the bit to 0
	SWC	Set the bit to 1 to hold a low output at the SCLi pin after receiving the eighth bit of the clock	
	CSC	Set the bit to 1 to enable clock synchronization	Set the bit to 0
	IICM2	Refer to Tables 17.11 and 17.12	
UiSMR3	DL2 to DL0	Set the digital delay value of SDAi	
	4 to 2	Set the bit to 000b	
	CKPH	Refer to Tables 17.11 and 17.12	
	SSE	Set the bit to 0	
UiSMR4	SWC9	Set the bit to 0	Set the bit to 1 to hold a low output at the SCLi pin after receiving the ninth bit of the clock
	SCLHI	Set the bit to 1 to stop the SCL output to detect STOP condition	Set the bit to 0
	ACKC	Set the bit to 1 for ACK data output	
	ACKD	Select ACK or NACK	
	STSPSEL	Set the bit to 1 when any condition is output	Set the bit to 0
	STPREQ	Set the bit to 1 to generate a STOP condition	Set the bit to 0
	RSTAREQ	Set the bit to 1 to generate a repeated START condition	Set the bit to 0
	STAREQ	Set the bit to 1 to generate a START condition	Set the bit to 0
UiBRG	7 to 0	Set the bit rate	Disabled
UiTB	8	Set the bit to 1 when transmitting. Set the bit to the value of the ACK bit when receiving	
	7 to 0	Set the data to be transmitted when transmitting. Set the register to FFh when receiving	
UiRB	OER	Overrun error flag	
	ABT	Arbitration lost detection flag	Disabled
	8	D0 is loaded immediately after a receive interrupt occurs. ACK or NACK is loaded after a transmit interrupt occurs	
	7 to 0	D7 to D1 are read immediately after a receive interrupt occurs. D7 to D0 are read after a transmit interrupt occurs	

**Table 17.11 I<sup>2</sup>C Mode Functions (i = 0 to 2) (1/2)**

Function	Synchronous Serial Interface Mode (SMD2 to SMD0 are 001b, IICM is 0)	I <sup>2</sup> C Mode (SMD2 to SMD0 are 010b, IICM is 1)			
		IICM2 is 0 (ACK/NACK interrupt)		IICM2 is 1 (Transmit/receive interrupt)	
		CKPH is 0 (No clock delay)	CKPH is 1 (Clock delayed)	CKPH is 0 (No clock delay)	CKPH is 1 (Clock delayed)
Source of software interrupt numbers 39 to 41 <sup>(1)</sup> (refer to Figure 17.30)	—	START condition or STOP condition detection (refer to Table 17.13)			
Source of software interrupt numbers 17, 19, and 33 <sup>(1)</sup> (refer to Figure 17.30)	UARTi transmission: Transmission started or completed (selected using the UiIRS register)	NACK detection: Rising edge of the ninth bit of SCLi	UARTi transmission: Rising edge of the ninth bit of SCLi	UARTi transmission: Falling edge of the ninth bit of SCLi	
Source of software interrupt numbers 18, 20, and 34 <sup>(1)</sup> (refer to Figure 17.30)	UARTi reception: Receiving at eighth bit CKPOL is 0 (rising edge) CKPOL is 1 (falling edge)	ACK detection: Rising edge of the ninth bit of SCLi	UARTi reception: Falling edge of the eighth bit of SCLi		
Data transfer timing from the UARTi receive register to the UiRB register	CKPOL is 0 (rising edge) CKPOL is 1 (falling edge)	Rising edge of the ninth bit of SCLi	Falling edge of the eighth bit of SCLi	Falling edge of the eighth bit and rising edge of the ninth bit of SCLi	
UARTi transmit output delay	No delay	Delayed			
Pins P6_3, P6_7, P7_0	TXDi output	SDAi I/O			
Pins P6_2, P6_6, P7_1	RXDi input	SCLi I/O			
Pins P6_1, P6_5, P7_2	Select CLKi input or output	— (Not used in I <sup>2</sup> C mode)			

**Note:**

1. Steps to change an interrupt source are as follows:
  - (1) Disable the interrupt of the corresponding software interrupt number.
  - (2) Change the source of interrupt.
  - (3) Set the IR bit of the corresponding software interrupt number to 0 (no interrupt requested).
  - (4) Set bits ILVL2 to ILVL0 of the corresponding software interrupt number.



**Table 17.12 I<sup>2</sup>C Mode Functions (i = 0 to 2) (2/2)**

Function	Synchronous Serial Interface Mode (SMD2 to SMD0 are 001b, IICM is 0)	I <sup>2</sup> C Mode (SMD2 to SMD0 are 010b, IICM is 1)			
		IICM2 is 0 (ACK/NACK interrupt)		IICM2 is 1 (Transmit/receive interrupt)	
		CKPH is 0 (No clock delay)	CKPH is 1 (Clock delayed)	CKPH is 0 (No clock delay)	CKPH is 1 (Clock delayed)
Read level at pins RXDi and SCLi	Readable irrespective of the port direction bit				
Default output value at the SDAi pin	—	High (Value set in the port Pi register if the I/O port is selected by output function select registers (i = 0 to 7))			
SCLi default and end values	—	High	Low	High	Low
DMA source (refer to Figure 17.30)	UARTi reception	ACK detection		UARTi reception: Falling edge of the eighth bit of SCLi	
Store received data	The first to eighth bits of received data are stored into bits 0 to 7 in the UiRB register	The first to eighth bits of received data are stored into bits 7 to 0 in the UiRB register		The first to seventh bits of received data are stored into bits 6 to 0 in the UiRB register and the eighth bit is stored into bit 8	Same as on the left column on the first data storing. <sup>(1)</sup> The first to eighth bits of received data are stored into 7 to 0 bits in the UiRB register and the ninth bit is stored into bit 8 on the second data storing <sup>(2)</sup>
Read received data	The UiRB register status is read as it is			Bits 6 to 0 in the UiRB register are read as bits 7 to 1 and bit 8 is read as bit 0	Same as on the left column on the first read. <sup>(1)</sup> The UiRB register status is read as it is on the second read <sup>(2)</sup>

**Notes:**

1. The first data transfer to the UiRB register starts on the rising edge of the eighth bit of SCLi.
2. The second data transfer to the UiRB register starts on the rising edge of the ninth bit of SCLi.




Figure 17.30 Timings for the Transfer and Interrupt to the UIRB Register (i = 0 to 2)

### 17.3.1 START Condition and STOP Condition Detection

The START condition and STOP condition are detected by their respective detectors.

The START condition detection interrupt request is generated by a high-to-low transition at the SDA<sub>i</sub> pin while the SCL<sub>i</sub> pin is held high ( $i = 0$  to 2). The STOP condition detection interrupt request is generated by a low-to-high transition at the SDA<sub>i</sub> pin while the SCL<sub>i</sub> pin is held high.

The START condition detection interrupt shares interrupt control registers and vectors with the STOP condition detection interrupt. The BBS bit in the UiSMR register determines which interrupt is requested.

To detect a START condition or STOP condition, both set-up and hold times require at least six cycles of the peripheral clock ( $f_1$ ) as shown in Figure 17.31. To meet the condition for the Fast-mode specification,  $f_1$  must be at least 10 MHz.




Figure 17.31 START Condition and STOP Condition Detection Timing ( $i = 0$  to 2)

### 17.3.2 START Condition and STOP Condition Generation

The START condition, repeated START condition, and STOP condition are generated by bits STAREQ, RSTAREQ, and STPREQ in the UiSMR4 register, respectively ( $i = 0$  to 2). To output a START condition, set the STSPSEL bit in the UiSMR4 register to 1 (select START condition/STOP condition generation circuit) after setting the STAREQ bit to 1 (start). To output a repeated START condition or STOP condition, set the STSPSEL bit to 1 after setting RSTAREQ bit or STPREQ bit to 1, respectively.

Table 17.13 and Figure 17.32 show the functions of the STSPSEL bit.

Table 17.13 STSPSEL Bit Functions

Function	STSPSEL is 0	STSPSEL is 1
START condition and STOP condition generation	Output is provided by the program with port (no auto generation by hardware)	START condition or STOP condition is output according to the STAREQ, RSTAREQ, or STPREQ bit
START condition and STOP condition interrupt request generating timing	When START condition or STOP condition is detected	When START condition or STOP condition generation is completed



### 17.3.4 SCL Control and Clock Synchronization

Data transmission/reception in I<sup>2</sup>C mode uses the transmit/receive clock as shown in Figure 17.30. The clock speed increase makes it difficult to secure the required time for ACK generation and data transmit procedure. I<sup>2</sup>C mode supports a function of wait-state insertion to secure this required time and a function of clock synchronization with a wait-state inserted by other devices.

The SWC bit in the UiSMR2 register is used to insert a wait-state for ACK generation ( $i = 0$  to 2). When the SWC bit is 1 (hold the SCLi pin low after the eighth bit is received), the SCLi pin is held low on the falling edge of the eighth bit of the SCLi. When the SWC bit is 0 (no wait-state/wait-state cleared), the SCLi line is released.

When the SWC2 bit in the UiSMR2 register is 1 (hold the SCLi pin low), the SCLi pin is forced low even during transmission or reception. When the SWC2 bit is 0 (output the transmit/receive clock at the SCLi pin), the SCLi line is released to output the transmit/receive clock.

The SWC9 bit in the UiSMR4 register is used to insert a wait-state for checking received acknowledge bits. While the CKPH bit in the UiSMR3 register is 1 (clock delayed), when the SWC9 bit is set to 1 (hold the SCLi pin low after the ninth bit is received), the SCLi pin is held low on the falling edge of the ninth bit of the SCLi. When the SWC9 bit is set to 0 (no wait-state/wait-state cleared), the SCLi line is released.





Figure 17.33 Wait-state Insertion Using the SWC or SWC9 Bit ( $i = 0$  to 2)

The CSC bit in the UiSMR2 register is used to synchronize an internally generated clock with the clock applied to the SCLi pin. For example, if a wait-state is inserted from another device, the two clocks are not synchronized. While the CSC bit is 1 (clock synchronization enabled) and the internal clock is held high, when a high at the SCLi pin changes to low, the internal clock becomes low in order to reload the value of the UiBRG register and to resume counting. While the SCLi pin is held low, when the internal clock changes from low to high, the count is stopped until the SCLi pin becomes high. That is, the UARTi transmit/receive clock is the logical AND of the internal clock and the SCLi. The synchronized period starts from one clock prior to the first synchronized clock and ends when the ninth clock is completed. The CSC bit can be set to 1 only when the CKDIR bit in the UiMR register is 0 (internal clock).

The SCLHI bit in the UiSMR4 register is used to leave the SCLi pin open when another master generates a STOP condition while the master is in transmit/receive operation. If the SCLHI bit is set to 1 (stop SCLi output), the SCLi pin is open (the pin is high-impedance) when a STOP condition is detected and the clock output is stopped.



**Figure 17.34 Clock Synchronization (i = 0 to 2)**

### 17.3.5 SDA Output

Values set to bits 8 to 0 (D8 to D0) in the UiTB register are output starting from D7 to D0, and lastly D8, which is a bit for the acknowledge signal ( $i = 0$  to 2). When transmitting, D8 should be set to 1 to free the bus. When receiving, D8 should be set to ACK or NACK.

Bits DL2 to DL0 in the UiSMR3 register set a delay time of the SDA<sub>i</sub> on the falling edge of the SCL<sub>i</sub>. Based on the UiBRG count source, the delay time can be selected from zero cycles (no delay) or two to eight cycles.

The SDA<sub>i</sub> pin can be high-impedance at any given time once the SDHI bit in the UiSMR2 register is set to 1 (stop the output). Output at the SDA<sub>i</sub> pin is low if an I/O port is selected for the SDA<sub>i</sub> and the pin is specified as the output port after selecting I<sup>2</sup>C mode. In this case, if the SDHI bit is 1, the SDA<sub>i</sub> pin becomes high-impedance.

When the SDHI bit is rewritten while the SCL<sub>i</sub> pin is held high, a START condition or STOP condition is generated. When it is rewritten immediately before the rising edge of SCL<sub>i</sub>, arbitration lost may be accidentally detected. Therefore, the SDHI bit should be rewritten so the SDA<sub>i</sub> pin level changes while the SCL<sub>i</sub> pin is low.

### 17.3.6 SDA Input

When the IICM2 bit in the UiSMR2 register is 0 (use ACK/NACK interrupt), the first 8 bits of received data (D7 to D0) are stored into bits 7 to 0 in the UiRB register and the ninth bit (ACK/NACK) is stored into bit 8 ( $i = 0$  to 2).

When the IICM2 bit is 1, the first 7 bits of received data (D7 to D1) are stored into bits 6 to 0 in the UiRB register and eighth bit (D0) is stored into bit 8.

If the IICM2 bit is 1 and the CKPH bit in the UiSMR3 register is 1 (clock delayed), the same data that is set when the IICM2 bit is 0 can be read. To read this data, read the UiRB register after data in the ninth bit is latched on the rising edge of the SCL<sub>i</sub>.

### 17.3.7 Acknowledge

When data is to be received in master mode, ACK is output after 8 bits are received by setting the UiTB register to 00FFh as dummy data. When the STSPSEL bit in the UiSMR4 register is 0 (select serial I/O circuit) and the ACKC bit is 1 (ACK data output), the value of the ACKD bit is output at the SDA<sub>i</sub> pin ( $i = 0$  to 2).

If the IICM2 bit is 0, a NACK interrupt request is generated when the SDA<sub>i</sub> pin is high on the rising edge of the ninth bit of the SCL<sub>i</sub>. An ACK interrupt request is generated when the SDA<sub>i</sub> pin is low.

When the DMA request source is "UART<sub>i</sub> receive interrupt request or ACK interrupt request", the DMA transfer starts when an ACK is detected.

### 17.3.8 Transmit/Receive Operation Reset

When the CKDIR bit in the UiMR register is 1 (external clock), the STC bit in the UiSMR2 register is 1 (initialize the circuit), and a START condition is detected, the following three operations are performed ( $i = 0$  to 2):

- The transmit register is reset and the UiTB register value is transferred to the transmit register. New data transmission starts on the falling edge of the first bit of the next SCL<sub>i</sub> as transmit clock. The transmit register value before the reset is output at the SDA<sub>i</sub> pin in the period from the falling edge of the SCL<sub>i</sub> until the first data output.
- The receive register is reset and the new data reception starts on the falling edge of the first bit of the next SCL<sub>i</sub>.
- The SWC bit in the UiSMR2 register becomes 1 (hold the SCL<sub>i</sub> pin low after the eighth bit is received).

The TI bit in the UiC1 register does not change when using this function to start the UART<sub>i</sub> transmission/reception.

## 17.4 Special Mode 2

Special mode 2 enables serial communication between one or multiple masters and multiple slaves. The  $\overline{SS}_i$  input pin controls serial bus communication ( $i = 0$  to  $2$ ). Table 17.14 lists specifications of special mode 2.

**Table 17.14 Special Mode 2 Specifications**

Item	Specification
Data format	8-bit character length
Transmit/receive clock	<ul style="list-style-type: none"> <li>The CKDIR bit in the UiMR register is set to 0 (internal clock) (<math>i = 0</math> to <math>2</math>):  <math display="block">\frac{f_x}{2(m+1)} \quad f_x = f_1, f_8, f_{2n} \quad m: \text{UiBRG register setting value, 00h to FFh}</math> </li> <li>The CKDIR bit is set to 1 (external clock): input to the CLKi pin</li> </ul>
Transmit/receive control	SS function
Transmit start conditions	<p>The conditions for starting data transmission are as follows (1):</p> <ul style="list-style-type: none"> <li>The TE bit in the UiC1 register is 1 (transmission enabled)</li> <li>The TI bit in the UiC1 register is 0 (data held in the UiTB register)</li> </ul>
Receive start conditions	<p>The conditions for starting data reception are as follows (1):</p> <ul style="list-style-type: none"> <li>The RE bit in the UiC1 register is 1 (reception enabled)</li> <li>The TE bit in the UiC1 register is 1 (transmission enabled)</li> <li>The TI bit in the UiC1 register is 0 (data held in the UiTB register)</li> </ul>
Interrupt request generating timing	<p>In transmit interrupt, one of the following conditions can be selected by setting the UiIRS bit in registers U0C1 to U2C1:</p> <ul style="list-style-type: none"> <li>The UiIRS bit is 0 (transmit buffer is empty): when data is transferred from the UiTB register to the UARTi transmit register (when the transmission has started)</li> <li>The UiIRS bit is 1 (transmission is completed): when data transmission from the UARTi transmit register is completed</li> </ul> <p>In receive interrupt,</p> <ul style="list-style-type: none"> <li>When data is transferred from the UARTi receive register to the UiRB register (when the reception is completed)</li> </ul>
Error detection	<p>Overflow error (2)</p> <p>This error occurs when the seventh bit of the next data has been received before reading the UiRB register</p>
Other functions	<ul style="list-style-type: none"> <li>CLK polarity Rising or falling edge of the transmit/receive clock for transfer data input and output</li> <li>Bit order selection LSB first or MSB first</li> <li>Continuous receive mode Data reception is enabled by a read access to the UiRB register</li> <li>Serial data logic inversion This function logically inverts transmit/receive data</li> <li>Clock phase selection One of four combinations of transmit/receive clock polarity and phases</li> <li><math>\overline{SS}_i</math> input pin function Output pin can be high-impedance when the <math>\overline{SS}_i</math> pin is high</li> </ul>

Notes:

- When selecting an external clock, the following preconditions should be met:
  - The CLKi pin is held high when the CKPOL bit in the UiC0 register is 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge).
  - The CLKi pin is held low when the CKPOL bit is 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge).
- The UiRB register is undefined when an overrun error occurs. The IR bit in the SiRIC register does not change to 1 (interrupt requested).



Table 17.15 lists register settings in special mode 2.

**Table 17.15 Register Settings in Special Mode 2 (i = 0 to 2)**

Register	Bits	Function
UiMR	7 to 4	Set the bits to 0000b
	CKDIR	Set the bit to 0 in master mode and set it to 1 in slave mode
	SMD2 to SMD0	Set the bits to 001b
UiC0	UFORM	Select either LSB first or MSB first
	CKPOL	Clock phase can be set by the combination of bits CKPOL and CKPH in the UiSMR3 register
	NCH	Select an output mode for the TXDi pin
	CRD	Set the bit to 1
	TXEPT	Transmit register empty flag
	2	Set the bit to 0
	CLK1 and CLK0	Select a count source for the UiBRG register
UiC1	7 and 6	Set the bits to 00b
	UiRRM	Set the bit to 1 to use continuous receive mode
	UiIRS	Select a source for UARTi transmit interrupt
	RI	Receive complete flag
	RE	Set the bit to 1 to enable data reception
	TI	Transmit buffer empty flag
	TE	Set the bit to 1 to enable data transmission/reception
UiSMR	7 to 0	Set the bits to 00h
UiSMR2	7 to 0	Set the bits to 00h
UiSMR3	7 to 5	Set the bits to 000b
	ERR	Mode fault flag
	NODC	Set the bit to 0
	DINC	Set to 0 in master mode and set to 1 in slave mode
	CKPH	Clock phase can be set by the combination of bits CKPH and CKPOL in the UiC0 register
	SSE	Set the bit to 1
UiSMR4	7 to 0	Set the bits to 00h
UiBRG	7 to 0	Set the bit rate
UiTB	7 to 0	Set the data to be transmitted
UiRB	OER	Overrun error flag
	7 to 0	Received data is read

### 17.4.1 $\overline{SS}_i$ Input Pin Function (i = 0 to 2)

Special mode 2 is selected by setting the SSE bit in the UiSMR3 register to 1 (SS function enabled). The  $\overline{CTS}_i/\overline{RTS}_i/\overline{SS}_i$  pin functions as  $\overline{SS}_i$  input.

The DINC bit in the UiSMR3 register determines which MCU performs as a master or slave.

When multiple MCUs perform as masters (multi-master system), the  $\overline{SS}_i$  pin setting determines which master MCU is active and when.

#### 17.4.1.1 SS Function in Slave Mode

When the DINC bit is 1 (slave mode) while input at the  $\overline{SS}_i$  pin is high, the STXD<sub>i</sub> pin becomes high-impedance and the clock input at the CLK<sub>i</sub> pin is ignored. When input at the  $\overline{SS}_i$  pin is low, the clock input is valid and serial data is output from the STXD<sub>i</sub> pin to enable serial communication.

#### 17.4.1.2 SS Function in Master Mode

When the DINC bit is 0 (master mode) while input at the  $\overline{SS}_i$  pin is high, which means there is the only one master MCU or no other master MCU is active, the MCU as master starts communication. The master provides the transmit/receive clock output at the CLK<sub>i</sub> pin. When input at the  $\overline{SS}_i$  pin is low, which means that there are more masters, pins TXD<sub>i</sub> and CLK<sub>i</sub> become high-impedance. This error is called a mode fault. It can be verified using the ERR bit in the UiSMR3 register. The ongoing data transmission/reception does not stop even if a mode fault occurs. To stop transmission/reception, bits SMD2 to SMD0 in the UiMR register should be set to 000b (serial interface disabled).




Figure 17.35 Serial Bus Communication Control with the  $\overline{SS}_i$  Pin

## 17.4.2 Clock Phase Setting

The CKPH bit in the UiSMR3 register and the CKPOL bit in the UiC0 register select one of four combinations of transmit/receive clock polarity and serial clock phase ( $i = 0$  to 2).

The transmit/receive clock phase and polarity should be identical for the master device and the communicating slave device.

### 17.4.2.1 Transmit/Receive Timing in Master Mode

When the DINC bit is 0 (master mode), the CKDIR bit in the UiMR register should be set to 0 (internal clock) to generate the clock. Figure 17.36 shows transmit/receive timing of each clock phase.




Figure 17.36 Transmit/Receive Timing in Master Mode

### 17.4.2.2 Transmit/Receive Timing in Slave Mode

When the DINC bit is 1 (slave mode), the CKDIR bit in the UIMR register should be set to 1 (external clock).

When the CKPH bit is 0 (no clock delay) while input at the  $\overline{SSi}$  pin is high, the STXDi pin becomes high-impedance. When input at the  $\overline{SSi}$  pin is low, the conditions for data transmission are all met, but output is undefined. Then the data transmission/reception starts synchronizing with the clock. Figure 17.37 shows the transmit/receive timing.

When the CKPH bit is 1 (clock delayed) while input at the  $\overline{SSi}$  pin is high, the STXDi pin becomes high-impedance. When input at the  $\overline{SSi}$  pin is low, the first data is output. Then the data transmission starts synchronizing with the clock. Figure 17.38 shows the transmit/receive timing.




Figure 17.37 Transmit/Receive Timing in Slave Mode (CKPH = 0)




Figure 17.38 Transmit/Receive Timing in Slave Mode (CKPH = 1)

## 17.5 Notes on Serial Interface

### 17.5.1 Changing the UiBRG Register (i = 0 to 4)

- Set the UiBRG register after setting bits CLK1 and CLK0 in the UiC0 register. When these bits are changed, the UiBRG register must be set again.
- When a clock is input immediately after the UiBRG register is set to 00h, the counter may become FFh. In this case, it requires extra 256 clocks to reload 00h to the register. Once 00h is reloaded, the counter performs the operation without dividing the count source according to the setting.

### 17.5.2 Synchronous Serial Interface Mode

#### 17.5.2.1 Selecting an External Clock

- If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the UiC0 register is 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge), or while the external clock is held low when the CKPOL bit is 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge) (i = 0 to 4):
  - The TE bit in the UiC1 register is 1 (transmission enabled).
  - The RE bit in the UiC1 register is 1 (reception enabled). This bit setting is not required when only transmitting.
  - The TI bit in the UiC1 register is 0 (data held in the UiTB register).

#### 17.5.2.2 Receive Operation

- In synchronous serial interface mode, the transmit/receive clock is controlled by the transmit control circuit. Set UARTi-associated registers for a transmit operation, even if the MCU is used only for receive operation (i = 0 to 4). Dummy data is output from the TXDi pin while receiving when the TXDi pin is set to output mode.
- When data is received continuously, an overrun error occurs when the RI bit in the UiC1 register is 1 (data held in the UiRB register) and the seventh bit of the next data is received in the UARTi receive shift register. Then, the OER bit in the UiRB register becomes 1 (overrun error occurred). In this case, the UiRB register becomes undefined. If an overrun error occurs, the IR bit in the SiRIC register does not change to 1.

### 17.5.3 Special Mode 1 (I<sup>2</sup>C Mode)

- To generate a START condition, STOP condition, or repeated START condition, set the STSPSEL bit in the UiSMR4 register to 0 (i = 0 to 2). Then, wait at least a half clock cycle of the transmit/receive clock to change the condition generate bits (STAREQ, RSTAREQ, or STPREQ bit) from 0 to 1.

### 17.5.4 Reset Procedure on Communication Error

Operations which result in communication errors such as rewriting function select registers during transmission/reception should not be performed. Follow the procedure below to reset the internal circuit once the communication error occurs in the following cases: when the operation above is performed by a receiver or transmitter or when a bit slip is caused by noise.

#### A. Synchronous Serial Interface Mode

- (1) Set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled) (i = 0 to 4).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (synchronous serial interface mode).
- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.

#### B. UART Mode

- (1) Set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, 7-bit character length), 101b (UART mode, 8-bit character length), or 110b (UART mode, 9-bit character length).
- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.

## 18. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter with a capacitive coupling amplifier.

A/D converted results are stored in the A/D registers corresponding to selected pins. Results are stored in the AD00 register only when the DMAC operating mode is enabled.

When the A/D converter is not in use, power consumption can be reduced by setting the VCUT bit in the AD0CON1 register to 0 (VREF disconnected). This bit setting enables the power supply from the VREF pin to the resistor ladder to stop.

Table 18.1 lists specifications of the A/D converter. Figure 18.1 shows a block diagram of the A/D converter. Figures 18.2 to 18.8 show registers associated with the A/D converter.

**Table 18.1 A/D Converter Specifications**

Item	Specification
A/D conversion method	Capacitance-based successive approximation
Analog input voltage <sup>(1)</sup>	0 V to AVCC (VCC)
Operating clock, $\phi_{AD}$ <sup>(2)</sup>	fAD, fAD divided by 2, fAD divided by 3, fAD divided by 4, fAD divided by 6, or fAD divided by 8
Resolution	8 bits or 10 bits
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, repeat sweep mode 1, multi-port single sweep mode, multi-port repeat sweep mode 0, and self test mode
Analog input pins <sup>(3)</sup>	34 8 pins each for AN, AN0, AN2, and AN15 2 function-extended input pins (ANEX0 and ANEX1)
A/D conversion start conditions	<ul style="list-style-type: none"> <li>• Software trigger The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program</li> <li>• External trigger (retrigger is enabled) An input signal at the <math>\overline{ADTRG}</math> pin switches from high to low after the ADST bit is set to 1 by a program</li> <li>• Hardware trigger (retrigger is enabled) <ul style="list-style-type: none"> <li>• Generation of a timer B2 interrupt request which has passed through the circuit to set an interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program</li> <li>• Generation of a timer A0 interrupt request after the ADST bit is set to 1</li> </ul> </li> </ul>
Conversion rates per pin	<ul style="list-style-type: none"> <li>• Without sample and hold function 49 <math>\phi_{AD}</math> cycles at 8-bit resolution 59 <math>\phi_{AD}</math> cycles at 10-bit resolution including 2 <math>\phi_{AD}</math> cycles for sampling time</li> <li>• With sample and hold function 28 <math>\phi_{AD}</math> cycles at 8-bit resolution 33 <math>\phi_{AD}</math> cycles at 10-bit resolution including 3 <math>\phi_{AD}</math> cycles for sampling time</li> </ul>

## Notes:

1. The analog input voltage is not dependent on whether the sample and hold function is enabled or disabled.
2. The  $\phi_{AD}$  frequency should be as follows:
  - When VCC = 4.2 to 5.5 V, 16 MHz or below
  - When VCC = 3.0 to 4.2 V, 10 MHz or below
  - When not using the sample and hold function, 250 kHz or above
  - When using the sample and hold function, 1 MHz or above
3. When AVCC = VREF = VCC, A/D input voltage for pins AN\_0 to AN\_7, AN0\_0 to AN0\_7, AN2\_0 to AN2\_7, AN15\_0 to AN15\_7, ANEX0, and ANEX1 should be VCC or lower.






Figure 18.1 A/D Converter Block Diagram




Figure 18.2 AD0CON0 Register




Figure 18.3 AD0CON1 Register





Figure 18.4 AD0CON2 Register



**Figure 18.5 AD0CON3 Register**




Figure 18.6 AD0CON4 Register





Figure 18.7 AD0CON5 Register



**Figure 18.8 Registers AD00 to AD07**

## 18.1 Mode Descriptions

### 18.1.1 One-shot Mode

In one-shot mode, the analog voltage applied to a selected pin is converted into a digital code only once. Table 18.2 lists specifications of one-shot mode.

**Table 18.2 One-shot Mode Specifications**

Item	Specification
Function	Converts the analog voltage applied to a pin into a digital code only once. The pin is selected by setting bits CH2 to CH0 in the AD0CON0 register, bits OPA1 and OPA0 in the AD0CON1 register, and bits APS1 and APS0 in the AD0CON2 register
Start conditions	When the TRG bit in the AD0CON0 register is 0 (software trigger) The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program. When the TRG bit is 1 (external trigger or hardware trigger) Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger request source. <ul style="list-style-type: none"> <li>• When 00b is selected, an input signal at the <math>\overline{\text{ADTRG}}</math> pin switches from high to low after the ADST bit is set to 1 by a program.</li> <li>• When 01b is selected, generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program.</li> <li>• When 10b is selected, generation of a timer A0 interrupt request after the ADST bit is set to 1</li> </ul>
Stop conditions	<ul style="list-style-type: none"> <li>• A/D conversion is completed (the ADST bit is set to 0 when the software trigger is selected)</li> <li>• The ADST bit is set to 0 (A/D conversion stopped) by a program</li> </ul>
Interrupt request generation timing	When A/D conversion is completed, an interrupt request is generated
Input pin to be selected	One pin is selected from among AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1
Reading A/D converted result	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode disabled) Read the AD0j register corresponding to the selected pin (j = 0 to 7) When the DUS bit is 1 (DMAC operating mode enabled) Configure the DMAC (refer to 12. "DMAC"). Then the A/D converted result is stored in the AD00 register after the conversion is completed. The DMAC transfers the converted result from the AD00 register to a given memory space. Do not read the AD00 register by a program



### 18.1.2 Repeat Mode

In repeat mode, the analog voltage applied to a selected pin is repeatedly converted into a digital code. Table 18.3 lists specifications of repeat mode.

**Table 18.3 Repeat Mode Specifications**

Item	Specification
Function	Converts the analog voltage input to a pin into a digital code repeatedly. The pin is selected by setting bits CH2 to CH0 in the AD0CON0 register, bits OPA1 and OPA0 in the AD0CON1 register, and bits APS1 and APS0 in the AD0CON2 register
Start conditions	<p>When the TRG bit in the AD0CON0 register is 0 (software trigger)            The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program.</p> <p>When the TRG bit is 1 (external trigger or hardware trigger)            Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger request source.</p> <ul style="list-style-type: none"> <li>• When 00b is selected,              an input signal at the ADTRG pin switches from high to low after the ADST bit is set to 1 by a program.</li> <li>• When 01b is selected,              generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program.</li> <li>• When 10b is selected,              generation of a timer A0 interrupt request after the ADST bit is set to 1</li> </ul>
Stop conditions	The ADST bit is set to 0 (A/D conversion stopped) by a program
Interrupt request generation timing	<p>When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode disabled), no interrupt request is generated.</p> <p>When the DUS bit is 1 (DMAC operating mode enabled), each time A/D conversion is completed, an interrupt request is generated</p>
Analog voltage input pins	One pin is selected from among AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1
Reading A/D converted result	<p>When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode disabled)            Read the AD0j register corresponding to the selected pin (j = 0 to 7)</p> <p>When the DUS bit is 1 (DMAC operating mode enabled)</p> <ul style="list-style-type: none"> <li>• When the converted result is transferred by DMAC              Configure the DMAC (refer to 12. "DMAC").              Then the A/D converted result is stored in the AD00 register after the conversion is completed. The DMAC transfers the converted result from the AD00 register to a given memory space.              Do not read the AD00 register by a program</li> <li>• When the converted result is transferred by a program              Read the AD00 register after the IR bit in the AD0IC register becomes 1. Set the IR bit back to 0</li> </ul>

### 18.1.3 Single Sweep Mode

In single sweep mode, the analog voltage applied to selected pins is converted one-by-one into a digital code. Table 18.4 lists specifications of single sweep mode.

**Table 18.4 Single Sweep Mode Specifications**

Item	Specification
Function	Converts the analog voltage input to a set of pins into a digital code one-by-one. The pins are selected by setting bits SCAN1 and SCAN0 in the AD0CON1 register and bits APS1 and APS0 in the AD0CON2 register
Start conditions	When the TRG bit in the AD0CON0 register is 0 (software trigger) The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program. When the TRG bit is 1 (external trigger or hardware trigger) Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger request source. <ul style="list-style-type: none"> <li>• When 00b is selected, an input signal at the <math>\overline{\text{ADTRG}}</math> pin switches from high to low after the ADST bit is set to 1 by a program.</li> <li>• When 01b is selected, generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program.</li> <li>• When 10b is selected, generation of a timer A0 interrupt request after the ADST bit is set to 1</li> </ul>
Stop conditions	<ul style="list-style-type: none"> <li>• A/D conversion is completed (the ADST bit is set to 0 when the software trigger is selected)</li> <li>• The ADST bit is set to 0 (A/D conversion stopped) by a program</li> </ul>
Interrupt request generation timing	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode disabled) when a sweep is completed, an interrupt request is generated. When the DUS bit is 1 (DMAC operating mode enabled), each time A/D conversion is completed, an interrupt request is generated
Analog voltage input pins	Selected from a group of 2 pins ( $\text{ANi}_0$ and $\text{ANi}_1$ ), 4 pins ( $\text{ANi}_0$ to $\text{ANi}_3$ ), 6 pins ( $\text{ANi}_0$ to $\text{ANi}_5$ ), or 8 pins ( $\text{ANi}_0$ to $\text{ANi}_7$ ) ( $i = \text{no value}, 0, 2, 15$ )
Reading A/D converted result	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode disabled) Read the AD0j register corresponding to the selected pin ( $j = 0$ to 7) When the DUS bit is 1 (DMAC operating mode enabled) Configure the DMAC (refer to 12. "DMAC"). Then the A/D converted result is stored in the AD00 register after the conversion is completed. The DMAC transfers the converted result from the AD00 register to a given memory space. Do not read the AD00 register by a program

### 18.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, the analog voltage applied to selected pins is repeatedly converted into a digital code. Table 18.5 lists specifications of repeat sweep mode 0.

**Table 18.5 Repeat Sweep Mode 0 Specifications**

Item	Specification
Function	Converts the analog voltage input to a set of pins into a digital code repeatedly. The pins are selected by setting bits SCAN1 and SCAN0 in the AD0CON1 register and APS1 and APS0 in the AD0CON2 register
Start conditions	<p>When the TRG bit in the AD0CON0 register is 0 (software trigger)            The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program.</p> <p>When the TRG bit is 1 (external trigger or hardware trigger)            Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger request source.</p> <ul style="list-style-type: none"> <li>• When 00b is selected,              an input signal at the <math>\overline{\text{ADTRG}}</math> pin switches from high to low after the ADST bit is set to 1 by a program.</li> <li>• When 01b is selected,              generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program.</li> <li>• When 10b is selected,              generation of a timer A0 interrupt request after the ADST bit is set to 1</li> </ul>
Stop conditions	The ADST bit is set to 0 (A/D conversion stopped) by a program
Interrupt request generation timing	<p>When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode disabled), no interrupt request is generated.</p> <p>When the DUS bit is 1 (DMAC operating mode enabled), each time A/D conversion is completed, an interrupt request is generated</p>
Analog voltage input pins	Selected from a group of 2 pins (AN <sub>i_0</sub> and AN <sub>i_1</sub> ), 4 pins (AN <sub>i_0</sub> to AN <sub>i_3</sub> ), 6 pins (AN <sub>i_0</sub> to AN <sub>i_5</sub> ), or 8 pins (AN <sub>i_0</sub> to AN <sub>i_7</sub> ) (i = no value, 0, 2, 15)
Reading A/D converted result	<p>When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode disabled)            Read the AD0<sub>j</sub> register corresponding to the selected pin (j = 0 to 7)</p> <p>When the DUS bit is 1 (DMAC operating mode enabled)</p> <ul style="list-style-type: none"> <li>• When the converted result is transferred by DMAC              Configure the DMAC (refer to 12. "DMAC").              Then the A/D converted result is stored in the AD00 register after the conversion is completed. The DMAC transfers the converted result from the AD00 register to a given memory space.              Do not read the AD00 register by a program</li> <li>• When the converted result is transferred by a program              Read the AD00 register after the IR bit in the AD0IC register becomes 1. Set the IR bit back to 0</li> </ul>

### 18.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, the analog voltage applied to eight selected pins including one to four prioritized pins is repeatedly converted into a digital code. Table 18.6 lists specifications of repeat sweep mode 1.

**Table 18.6 Repeat Sweep Mode 1 Specifications**

Item	Specification
Function	The analog voltage applied to eight selected pins including one to four prioritized pins is repeatedly converted into a digital code. The prioritized pins are selected by setting bits SCAN1 and SCAN0 in the AD0CON1 register and bits APS1 and APS0 in the AD0CON2 register For example, when AN_0 is selected, the A/D conversion is performed in the following order: AN_0→AN_1→AN_0→AN_2→AN_0→AN_3...
Start conditions	When the TRG bit in the AD0CON0 register is 0 (software trigger) The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program. When the TRG bit is 1 (external trigger or hardware trigger) Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger request source. • When 00b is selected, an input signal at the ADTRG pin switches from high to low after the ADST bit is set to 1 by a program. Retrigger is invalid. • When 01b is selected, generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program. • When 10b is selected, generation of a timer A0 interrupt request after the ADST bit is set to 1
Stop conditions	The ADST bit is set to 0 (A/D conversion stopped) by a program
Interrupt request generation timing	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode disabled), no interrupt request is generated. When the DUS bit is 1 (DMAC operating mode enabled), each time A/D conversion is completed, an interrupt request is generated
Analog voltage input pins	8 (ANi_0 to ANi_7) (i = no value, 0, 2, 15)
Prioritized pin(s)	Selected from a group of 1 pin (ANi_0), 2 pins (ANi_0 and ANi_1), 3 pins (ANi_0 to ANi_2), or 4 pins (ANi_0 to ANi_3)
Reading A/D converted result	When the DUS bit in the AD0CON3 register is 0 (DMAC operating mode disabled) Read the AD0j register corresponding to the selected pin (j = 0 to 7) When the DUS bit is 1 (DMAC operating mode enabled) • When the converted result is transferred by DMAC Configure the DMAC (refer to 12. "DMAC"). Then the A/D converted result is stored in the AD00 register after the conversion is completed. The DMAC transfers the converted result from the AD00 register to a given memory space. Do not read the AD00 register by a program • When the converted result is transferred by a program Read the AD00 register after the IR bit in the AD0IC register becomes 1. Set the IR bit back to 0

### 18.1.6 Multi-port Single Sweep Mode

In multi-port single sweep mode, the analog voltage applied to 16 selected pins is converted one-by-one into a digital code. The DUS bit in the AD0CON3 register should be set to 1 (DMAC operating mode enabled). Table 18.7 lists specifications of multi-port single sweep mode.

**Table 18.7 Multi-port Single Sweep Mode Specifications**

Item	Specification
Function	<p>Converts the analog voltage input to a set of 16 selected pins into a digital code one-by-one in the following order: AN_0 to AN_7→ANi_0 to ANi_7 (i = 0, 2, 15)</p> <p>The 16 pins are selected by setting bits MPS11 and MPS10 in the AD0CON4 register</p> <p>For example, when bits MPS11 and MPS10 are set to 10b (AN_0 to AN_7, AN0_0 to AN0_7), the analog voltage is converted into a digital code in the following order:</p> <p>AN_0→AN_1→AN_2→AN_3→AN_4→AN_5→AN_6→AN_7→AN0_0→...→AN0_6→AN0_7</p>
Start conditions	<p>When the TRG bit in the AD0CON0 register is 0 (software trigger) The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program.</p> <p>When the TRG bit is 1 (external trigger or hardware trigger) Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger request source.</p> <ul style="list-style-type: none"> <li>• When 00b is selected, an input signal at the ADTRG pin switches from high to low after the ADST bit is set to 1 by a program.</li> <li>• When 01b is selected, generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program.</li> <li>• When 10b is selected, generation of a timer A0 interrupt request after the ADST bit is set to 1</li> </ul>
Stop conditions	<ul style="list-style-type: none"> <li>• A/D conversion is completed (the ADST bit is set to 0 when the software trigger is selected)</li> <li>• The ADST bit is set to 0 (A/D conversion stopped) by a program</li> </ul>
Interrupt request generation timing	Every time A/D conversion is completed (set the DUS bit to 1)
Analog voltage input pins	A combination of pin group is selected from AN_0 to AN_7→AN15_0 to AN15_7, AN_0 to AN_7→AN0_0 to AN0_7, or AN_0 to AN_7→AN2_0 to AN2_7
Reading A/D converted result	<p>Set the DUS bit to 1 and configure the DMAC (refer to 12. "DMAC").</p> <p>Then the A/D converted result is stored in the AD00 register after the conversion is completed. The DMAC transfers the converted result from the AD00 register to a given memory space.</p> <p>Do not read the AD00 register by a program</p>

### 18.1.7 Multi-port Repeat Sweep Mode 0

In multi-port repeat sweep mode 0, the analog voltage applied to 16 selected pins is repeatedly converted into a digital code. The DUS bit in the AD0CON3 register should be set to 1 (DMAC operating mode enabled). Table 18.8 lists specifications of multi-port repeat sweep mode 0.

**Table 18.8 Multi-port Repeat Sweep Mode 0 Specifications**

Item	Specification
Function	<p>Converts the analog voltage input to a set of 16 selected pins into a digital code repeatedly in the following order: AN_0 to AN_7→AN<sub>i</sub>_0 to AN<sub>i</sub>_7 (i = 0, 2, 15) The 16 pins are selected by setting bits MPS11 and MPS10 in the AD0CON4 register</p> <p>For example, when bits MPS11 and MPS10 are set to 10b (AN_0 to AN_7, AN0_0 to AN0_7), the analog voltage is converted into a digital code repeatedly in the following order: AN_0→AN_1→AN_2→AN_3→AN_4→AN_5→AN_6→AN_7→AN0_0→...→AN0_6→AN0_7</p>
Start conditions	<p>When the TRG bit in the AD0CON0 register is 0 (software trigger) The ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program.</p> <p>When the TRG bit is 1 (external trigger or hardware trigger) Set bits TRG1 and TRG0 in the AD0CON2 register to select external trigger request source.</p> <ul style="list-style-type: none"> <li>• When 00b is selected, an input signal at the ADTRG pin switches from high to low after the ADST bit is set to 1 by a program.</li> <li>• When 01b is selected, generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program.</li> <li>• When 10b is selected, generation of a timer A0 interrupt request after the ADST bit is set to 1</li> </ul>
Stop conditions	The ADST bit is set to 0 (A/D conversion stopped) by a program
Interrupt request generation timing	Every time A/D conversion is completed (set the DUS bit to 1)
Analog voltage input pins	A combination of pin group is selected from AN_0 to AN_7→AN15_0 to AN15_7, AN_0 to AN_7→AN0_0 to AN0_7, or AN_0 to AN_7→AN2_0 to AN2_7
Reading A/D converted result	<p>Set the DUS bit to 1 and configure the DMAC (refer to 12. "DMAC"). Then the A/D converted result is stored in the AD00 register after the conversion is completed. The DMAC transfers the converted result from the AD00 register to a given memory space. Do not read the AD00 register by a program</p>

## 18.2 Functions

### 18.2.1 Resolution Selection

Resolution is selected by setting the BITS bit in the AD0CON1 register. When the BITS bit is set to 1 (10-bit precision), the A/D converted result is stored into bits 9 to 0 in the AD0i register (i = 0 to 7). When the BITS bit is set to 0 (8-bit precision), the result is stored into bits 7 to 0 in the AD0i register.

### 18.2.2 Sample and Hold Function

This function improves the conversion rate per pin to 28  $\phi$ AD cycles at 8-bit resolution and 33  $\phi$ AD cycles for 10-bit resolution. This function is available in all operating modes and is enabled by setting the SMP bit in the AD0CON2 register to 1 (with sample and hold function). Start A/D conversion after setting the SMP bit.

### 18.2.3 Trigger Selection

A trigger to start A/D conversion is specified by the combination of TRG bit in the AD0CON0 register and bits TRG1 and TRG0 in the AD0CON2 register. Table 18.9 lists the settings of the trigger selection.

**Table 18.9 Trigger Selection Settings**

Bit and Setting		Trigger
AD0CON0 register	AD0CON2 register	
TRG = 0	—	Software trigger The ADST bit in the AD0CON0 register is set to 1
TRG = 1 (1, 2)	TRG1 = 0, TRG0 = 0	External trigger Falling edge of a signal applied to the $\overline{\text{ADTRG}}$ pin
	TRG1 = 0, TRG0 = 1	Hardware trigger Generation of a timer B2 interrupt request which has passed through the circuit to set the interrupt generating frequency in the three-phase motor control timers
	TRG1 = 1, TRG0 = 0	Hardware trigger Generation of a timer A0 interrupt request

Notes:

1. A/D conversion starts when a trigger is generated while the ADST bit is 1 (A/D conversion started).
2. When an external trigger or a hardware trigger is generated during A/D conversion, the A/D converter aborts the operation in progress. Then, it restarts the operation.

### 18.2.4 DMAC Operating Mode

DMAC operating mode can be used in all operating modes. DMAC operating mode is highly recommended when the A/D converter is in multi-port single sweep mode or multi-port repeat sweep mode 0. When the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode enabled), all A/D converted results are stored in the AD00 register. The DMAC transfers the data from the AD00 register to a given memory space every time A/D conversion is completed at a pin. 8-bit DMA transfer should be selected for 8-bit resolution. For 10-bit resolution, 16-bit DMA transfer should be selected. Refer to 12. "DMAC" for details.






### 18.2.7 Self Test/Open-circuit Detection Assist

This function enables the MCU to detect open-circuit in analog input pins. It also enables it to perform a self test.

Figure 18.10 shows a block diagram of open-circuit detection assist circuit.



**Figure 18.10 Open-circuit Detection Assist Circuit**

To detect open-circuit, the ASTSEL bit in the AD0CON5 register should be set to 0 (open-circuit detection assist).  $V_a$  in Figure 18.10 above is a voltage with a value between AVCC and the A/D applied voltage in the following bit settings: the ASTEN bit is 1 (assist enabled), the ASTSEL bit is 0, and the ASTMTD bit is 0 (pull-up). If the A/D input pin is open,  $V_a$  is almost equal to AVCC. When the ASTEN bit is 1, the ASTSEL bit is 0, and the ASTMTD bit is 1 (pull-down),  $V_a$  is between AVSS and the A/D applied voltage. If the A/D input pin is open,  $V_a$  is almost AVSS. That is, the A/D input pin is considered open if the result value of A/D conversion is almost the maximum/minimum voltage.

To enable the self test function, the ASTSEL bit in the AD0CON5 register should be set to 1 (self test assist).  $V_a$  is almost equal to AVCC in the bit settings as the ASTEN bit is 1, the ASTSEL bit is 1, and the ASTMTD bit is 0. When the ASTEN bit is 1, the ASTSEL bit is 1, and the ASTMTD bit is 1,  $V_a$  is almost AVSS. That is, if the result value of A/D conversion is almost the maximum/minimum voltage in each bit setting, the A/D converter is considered to be functioning normally.

### 18.2.8 Power Saving

When the A/D converter is not in use, power consumption can be reduced by setting the VCUT bit in the AD0CON1 to 0 (VREF disconnected). With this bit setting, the reference voltage input pin (VREF) can be disconnected from the resistor ladder, which enables the power supply from the VREF to the resistor ladder to stop.

To use the A/D converter, set the VCUT bit to 1 (VREF connected) and wait at least 1  $\mu\text{s}$  before setting the ADST bit in the AD0CON0 register to 1 (A/D conversion started). Bits ADST and VCUT should not be set to 1 simultaneously. The VCUT bit should not be set to 0 during A/D conversion.

The VCUT bit does not affect VREF performance of the D/A converter (refer to Figure 18.11).




Figure 18.11 Power Supply by VCUT Bit

### 18.2.9 Output Impedance of Sensor Equivalent Circuit under A/D Conversion

Figure 18.12 shows an analog input pin and external sensor equivalent circuit.

To perform A/D conversion correctly, the internal capacitor (C) charging, shown in Figure 18.12, should be completed within the specified period. This period, called the sampling time, is 2  $\phi\text{AD}$  cycles for conversion without the sample and hold function and 3  $\phi\text{AD}$  cycles for conversion with this function.




Figure 18.12 Analog Input Pin and External Sensor Equivalent Circuitry

The voltage between pins (VC) is expressed as follows:

$$VC = VIN \left\{ 1 - e^{-\frac{t}{C(R0+R)}} \right\}$$

When  $t = T$  and the precision (error) is  $x$  or less,

$$VC = VIN - \frac{x}{y} VIN = VIN \left( 1 - \frac{x}{y} \right)$$

Thus, output impedance of the sensor equivalent circuit (R0) is determined by the following formulas:

$$e^{-\frac{T}{C(R0+R)}} = \frac{x}{y}$$

$$-\frac{T}{C(R0+R)} = \ln \frac{x}{y}$$

$$R0 = -\frac{T}{C \ln \frac{x}{y}} - R$$

where:

T[s] = Sampling time

R0[Ω] = Output impedance of the sensor equivalent circuit

VC = Potential difference between edges of capacitor C

R[Ω] = Internal resistance of the MCU

x[LSB] = Precision (error) of the A/D converter

y[step] = Resolution of the A/D converter (1024 steps at 10-bit mode, 256 steps at 8-bit mode)

When  $\phi_{AD} = 10$  MHz, the A/D conversion mode is 10-bit resolution with the sample and hold function, the output impedance (R0) with the precision (error) of 0.1 LSB or less is determined by the following formula:

Using  $T = 0.3 \mu\text{s}$ ,  $R = 2.0 \text{ k}\Omega$  (reference value),  $C = 6.5 \text{ pF}$  (reference value),  $x = 0.1$ ,  $y = 1024$ ,

$$R0 = -\frac{0.3 \times 10^{-6}}{6.5 \times 10^{-12} \times \ln \frac{0.1}{1024}} - 2.0 \times 10^3$$

$$= 2998$$


Thus, the allowable output impedance of the sensor equivalent circuit (R0), making the precision (error) of 0.1 LSB or less, should be less than 3 kΩ.

The actual error, however, is the value of absolute precision added to the 0.1 LSB mentioned above.

## 18.3 Notes on A/D Converter

### 18.3.1 Notes on Designing Boards

- Three capacitors should be placed between the AVSS pin and pins such as AVCC, VREF, and analog inputs (AN\_0 to AN\_7, AN0\_0 to AN0\_7, AN2\_0 to AN2\_7, and AN15\_0 to AN15\_7) to avoid erroneous operations caused by noise or latchup, and to reduce conversion errors. Figure 18.13 shows an example of pin configuration for A/D converter.



**Figure 18.13 Pin Configuration for the A/D Converter**

- Do not use AN\_4 to AN\_7 for analog input if the key input interrupt is to be used. Otherwise, a key input interrupt request occurs when the A/D input voltage becomes VIL or lower.
- When AVCC = VREF = VCC, A/D input voltage for pins AN\_0 to AN\_7, AN0\_0 to AN0\_7, AN2\_0 to AN2\_7, AN15\_0 to AN15\_7, ANEX0, and ANEX1 should be VCC or lower.

### 18.3.2 Notes on Programming

- The following registers should be written while A/D conversion is stopped. That is, before a trigger occurs: AD0CON0 (except the ADST bit), AD0CON1, AD0CON2, AD0CON3, AD0CON4, and AD0CON5.
- When the VCUT bit in the AD0CON1 register is changed from 0 (VREF connected) to 1 (VREF disconnected), wait for at least 1  $\mu$ s before starting A/D conversion. When not performing A/D conversion, set the VCUT bit to 0 to reduce power consumption.
- Set the port direction bit for the pin to be used as an analog input pin to 0 (input). Set the ASEL bit of the corresponding port function select register to 1 (port is used as A/D input).
- When the TRG bit in the AD0CON0 register is 1 (external trigger or hardware trigger), set the corresponding port direction bit (PD9\_7 bit) for the  $\overline{\text{ADTRG}}$  pin to 0 (input).
- The  $\phi_{\text{AD}}$  frequency should be 16 MHz or lower when VCC is 4.2 to 5.5 V, and 10 MHz or lower when VCC is 3.0 to 4.2 V. It should be 1 MHz or higher when the sample and hold function is enabled. If not, it should be 250 kHz or higher.
- When A/D operating mode (bits MD1 and MD0 in the AD0CON0 register or the MD2 bit in the AD0CON1 register) has been changed, reselect analog input pins by setting bits CH2 to CH0 in the AD0CON0 register or bits SCAN1 and SCAN0 in the AD0CON1 register.
- If the AD0i register is read when the A/D converted result is stored to the register, the stored value may have an error ( $i = 0$  to 7). Read the AD0i register after A/D conversion is completed. In one-shot mode or single sweep mode, read the AD0i register after the IR bit in the AD0IC register becomes 1 (interrupt requested). In repeat mode, repeat sweep mode 0, or repeat sweep mode 1, an interrupt request can be generated each time A/D conversion is completed when the DUS bit in the AD0CON3 register is 1 (DMAC operating mode enabled). Similar to the other modes above, read the AD00 register after the IR bit in the AD0IC register becomes 1 (interrupt requested).
- When an A/D conversion is halted by setting the ADST bit in the AD0CON0 register to 0, the converted result is undefined. In addition, the unconverted AD0i register may also become undefined. Consequently, the AD0i register should not be used just after A/D conversion is halted.
- External triggers cannot be used in DMAC operating mode. When the DMAC is configured to transfer converted results, do not read the AD00 register by a program.
- While in single sweep mode, if A/D conversion is halted by setting the ADST bit in the AD0CON0 register to 0 (A/D conversion is stopped), an interrupt request may be generated even though the sweep is not completed. To halt A/D conversion, disable interrupts before setting the ADST bit to 0.

## 19. D/A Converter

The MCU has two separate 8-bit R-2R resistor ladder D/A converters.

Digital code is converted to an analog voltage when a value is written to the corresponding DA<sub>i</sub> register (i = 0, 1). The DA<sub>i</sub>E bit in the DACON register determines whether the D/A conversion result is output or not. Set the DA<sub>i</sub>E bit to 1 (output enabled) to output the converted value. This bit setting disables a pull-up resistor for the corresponding port.

Analog voltage to be output (V) is calculated based on the value (n) set in the DA<sub>i</sub> register (n is a decimal number).

$$V = \frac{VREF \times n}{256} \quad (n = 0 \text{ to } 255)$$


VREF: reference voltage

Table 19.1 lists specifications of the D/A converter. Figure 19.1 shows a block diagram of the D/A converter. Figures 19.2 and 19.3 show registers associated with the D/A converter. Figure 19.4 shows a D/A converter equivalent circuit.


When the D/A converter is not used, set the DA<sub>i</sub> register to 00h and the DA<sub>i</sub>E bit to 0 (output disabled).

**Table 19.1 D/A Converter Specifications**


Item	Specification
D/A conversion method	R-2R resistor ladder
Resolution	8 bits
Analog output pins	2 channels




**Figure 19.1 D/A Converter Block Diagram**



**Figure 19.2 DACON Register**



**Figure 19.3 Registers DA0 and DA1**



**Figure 19.4 D/A Converter Equivalent Circuitry**

## 20. CRC Calculator

The Cyclic Redundancy Check (CRC) calculator is used for detecting errors in data blocks. A generator polynomial of CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ ) generates the CRC.

The CRC is a 16-bit code generated for a given set of blocks of 8-bit data. It is set in the CRCD register every time 1-byte data is written to the CRCIN register after a default value is set to the CRCD register.

Figure 20.1 shows a block diagram of the CRC calculator. Figures 20.2 and 20.3 show registers associated with the CRC. Figure 20.4 shows an example of the CRC calculation.




Figure 20.1 CRC Calculator Block Diagram





Figure 20.2 CRCD Register





**Figure 20.3 CRCIN Register**

### CRC Calculation and Setting Procedure to Generate CRC for 80C4h

- CRC Calculation for R32C

CRC: a remainder of the division as follows: 
$$\frac{\text{reversed-bit-position value in the CRCIN register}}{\text{generator polynomial}}$$


Generator Polynomial:  $X^{16} + X^{12} + X^5 + 1$  (1 0001 0000 0010 0001b)

- Setting Procedure


(1) Reverse the bit position of 80C4h in 1-byte units by a program

80h to 01h, C4h to 23h


(2) Set 0000h (default value in reversed bit position) in CRCD register




(3) Set 01h (80h in reversed bit position) in CRCIN register




1189h, CRC for 80h (9188h) in reversed bit position is stored into the CRCD register in the third cycle.



(4) Set 23h (C4h in reversed bit position) in CRCIN register




0A41h, CRC for 80C4h (8250h) in reversed bit position is stored into the CRCD register in the third cycle.



- Details of the CRC Calculation

As shown in (3) above, add 1000 0000 0000 0000 0000 0000b as 80h (1000 0000b) plus 16 digits to 0000 0000 0000 0000 0000 0000b as the default value of the CRCD register, 0000h plus eight digits to perform the modulo-2 division.



0001 0001 1000 1001b (1189h), the reversed-bit-position value of remainder 1001 0001 1000 1000b (9188h) can be read from the CRCD register.

When continuing on to (4) above, add 1100 0100 0000 0000 0000 0000b as C4h (1100 0100b) plus 16 digits to 1001 0001 1000 1000 0000 0000b as the remainder of (3) left in the CRCD register plus eight digits to perform the modulo-2 division.

0000 1010 0100 0001b (0A41h), the reversed-bit-position value of remainder 1000 0010 0101 0000b (8250h) can be read from the CRCD register.

Figure 20.4 CRC Calculation

## 21. X-Y Conversion

X-Y conversion rotates a 16 × 16-bit matrix data 90 degrees or reverses the bit position of 16-bit data.

X-Y conversion is set using the XYC register shown in Figure 21.1.

Data is written to the write-only XiR registers and converted data is read from the read-only YjR register (i = 0 to 15; j = 0 to 15). These registers are allocated to the same address. Figures 21.2 and 21.3 show registers XiR and YjR, respectively. A write/read access to registers XiR and YjR should be performed in 16-bit units from an even address. 8-bit access operation results are undefined.




Figure 21.1 XYC Register





Figure 21.2 Registers X0R to X15R



**Figure 21.3 Registers Y0R to Y15R**

### 21.1 Data Conversion When Reading

Set the XYC0 bit in the XYC register to select a read mode for the Y<sub>j</sub>R register. When the XYC0 bit is 0 (data rotation), bit j in the corresponding registers X0R to X15R is automatically read upon reading the Y<sub>j</sub>R register (j = 0 to 15).

More concretely, upon reading bit i (i = 0 to 15) in the Y0R register, the data of bit 0 in the X<sub>i</sub>R register is read. That is, the read data of bit 0 in the Y15R register means the data of bit 15 in the X0R register and the data of bit 15 in the Y0R register is identical to that of bit 0 in the X15R register.

Figure 21.4 shows the conversion table when the XYC0 bit is 0 and Figure 21.5 shows an example of X-Y conversion.




Figure 21.4 Conversion Table (XYC0 Bit is 0)




Figure 21.5 X-Y Conversion

When the XYC0 bit is set to 1 (no data rotation), the data of each bit in the YjR register is identical to that written in the XiR register. Figure 21.6 shows the conversion table when the XYC0 bit is set to 1.




Figure 21.6 Conversion Table (XYC0 Bit is 1)

### 21.2 Data Conversion When Writing

Set the XYC1 bit in the XYC register to select a write mode for the XiR register.

When the XYC1 bit is set to 0 (no bit position reverse), the data is written in order. When it is set to 1 (bit position reverse), the data is written in reversed order. Figure 21.7 shows the conversion table when the XYC1 bit is set to 1.




Figure 21.7 Conversion Table (XYC1 Bit is 1)

## 22. Intelligent I/O

The intelligent I/O is a multifunctional I/O port for time measurement and waveform generation.

It consists of four groups each of which has one free-running 16-bit base timer and eight 16-bit registers for time measurement or waveform generation.

Table 22.1 lists the functions and channels of the intelligent I/O.

**Table 22.1 Intelligent I/O Functions and Channels**

Functions		Group 0	Group 1	Group 2	Group 3
Time measurement (1)	Digital filter	8 channels	8 channels	8 channels	8 channels
	Prescaler	2 channels	2 channels	2 channels	2 channels
	Gating	2 channels	2 channels	2 channels	2 channels
	Digital debounce	1 channel	1 channel	1 channel	1 channel
Waveform generation (1)	Single-phase waveform output mode	8 channels	8 channels	8 channels	8 channels
	Inverted waveform output mode	8 channels	8 channels	8 channels	8 channels
	SR waveform output mode	8 channels	8 channels	8 channels	8 channels
	Phase shift waveform output mode	8 channels	8 channels	8 channels	8 channels

Note:

1. The time measurement and waveform generation functions share a pin.

Each channel can be individually assigned for time measurement or waveform generation function.

Figures 22.1 to 22.4 show block diagrams of the intelligent I/O.




Figure 22.1 Intelligent I/O Group 0 Block Diagram (j = 0 to 7)








Figure 22.2 Intelligent I/O Group 1 Block Diagram (j = 0 to 7)






**Figure 22.4 Intelligent I/O Group 3 Block Diagram (j = 0 to 7)**


Figures 22.5 to 22.16 show registers associated with the intelligent I/O base timer, time measurement, and waveform generation.




**Figure 22.5 Registers G0BT to G3BT**




**Figure 22.6 Registers G0BCR0 to G3BCR0**




**Figure 22.7 Registers G0BCR1 to G3BCR1**



**Figure 22.8** Registers G0TMCR0 to G0TMCR7, G1TMCR0 to G1TMCR7, G2TMCR0 to G2TMCR7, and G3TMCR0 to G3TMCR7




**Figure 22.9 Registers G0TPR6, G0TPR7, G1TPR6, G1TPR7, G2TPR6, G2TPR7, G3TPR6, and G3TPR7**



**Figure 22.10 Registers G0TM0 to G0TM7, G1TM0 to G1TM7, G2TM0 to G2TM7, and G3TM0 to G3TM7**



## Group i Waveform Generation Control Register j (i = 0 to 3; j = 0 to 7)



Symbol	Address	Reset Value
G0POCR0	0190h	0000 X000b
G0POCR1 to G0POCR3	0191h, 0192h, 0193h	0X00 X000b
G0POCR4 to G0POCR7	0194h, 0195h, 0196h, 0197h	0X00 X000b
G1POCR0	0110h	0000 X000b
G1POCR1 to G1POCR3	0111h, 0112h, 0113h	0X00 X000b
G1POCR4 to G1POCR7	0114h, 0115h, 0116h, 0117h	0X00 X000b
G2POCR0	0150h	0000 X000b
G2POCR1 to G2POCR3	0151h, 0152h, 0153h	0X00 X000b
G2POCR4 to G2POCR7	0154h, 0155h, 0156h, 0157h	0X00 X000b
G3POCR0	0250h	0000 X000b
G3POCR1 to G3POCR3	0251h, 0252h, 0253h	0X00 X000b
G3POCR4 to G3POCR7	0254h, 0255h, 0256h, 0257h	0X00 X000b

Bit Symbol	Bit Name	Function	RW
MOD0	Operating Mode Select Bit	b2 b1 b0 0 0 0 : Single-phase waveform output mode	RW
MOD1		0 0 1 : SR waveform output mode <sup>(1)</sup>	RW
MOD2		0 1 0 : Inverted waveform output mode	RW
		0 1 1 : Do not use this combination 1 0 0 : Do not use this combination 1 0 1 : Do not use this combination 1 1 0 : Do not use this combination 1 1 1 : Do not use this combination	RW
— (b3)	No register bit; should be written with 0 and read as undefined value		—
IVL	Default Output Value Select Bit <sup>(2)</sup>	0: Output low as default value 1: Output high as default value	RW
RLD	GiPOj Register Value Reload Timing Select Bit	Reload the value into the GiPOj register 0: On a write access 1: When the base timer is reset	RW
BTRE	Base Timer Reset Enable Bit <sup>(3)</sup>	Reset the base timer when 0: Bit 15 overflows 1: Bit 9 overflows <sup>(4)</sup>	RW
INV	Output Level Inversion Select Bit <sup>(5)</sup>	0: Do not invert the output level 1: Invert the output level	RW

## Notes:

1. This bit setting is enabled only for even channels. In SR waveform output mode, the corresponding odd channel (the next channel after an even channel) setting is ignored. Waveforms are only output from even channels.
2. The setting value is output by a write operation to the IVL bit when the FSCj bit in the GiFS register is 0 (select the waveform generation) and the IFEj bit in the GiFE register is 1 (enable the channel j function).
3. This bit is available only in the GiPOCR0 register. Set bit 6 in registers GiPOCR1 to GiPOCR7 to 0.
4. To set the BTRE bit to 1, set bits BCK1 and BCK0 in the GiBCR0 register to 01b (timer B0 interrupt) or 11b (f1) and bits UD1 and UD0 in the GiBCR1 register to 00b (increment mode).
5. The output level inversion is the final step in the waveform generation process. When the INV bit is 1, high is output by setting the IVL bit to 0, and vice versa.

**Figure 22.11 Registers G0POCR0 to G0POCR7, G1POCR0 to G1POCR7, G2POCR0 to G2POCR7, and G3POCR1 to G3POCR7**




Figure 22.12 Registers G0PO0 to G0PO7, G1PO0 to G1PO7, G2PO0 to G2PO7, and G3PO0 to G3PO7






Figure 22.13 Registers G0SDR to G3SDR



**Figure 22.14 Registers G0PSCR to G3PSCR**



**Figure 22.15 Registers G0FS to G3FS**




Figure 22.16 Registers G0FE to G3FE

## 22.1 Base Timer

The base timer is a free-running counter that counts an internally generated count source. Table 22.2 lists specifications of the base timer. Figures 22.5 to 22.16 show registers associated with the base timer. Figure 22.17 shows a block diagram of the base timer. Figures 22.18, 22.19, and 22.20 show operation examples of the base timer in increment mode, increment/decrement mode, and two-phase pulse signal processing mode, respectively.

**Table 22.2 Base Timer Specifications (i = 0 to 3)**

Item	Specification
Count source (fBTi)	f1 divided by 2(n+1), two-phase pulse input divided by 2(n+1) n: setting value using bits DIV4 to DIV0 in the GiBCR0 register n = 0 to 31; however no division when n = 31 Timer B0 interrupt divided by 2(m+1) m: setting value using bits DIV4 to DIV0 in the GiBCR0 register m = 0 to 30
Count operations	<ul style="list-style-type: none"> <li>• Increment</li> <li>• Increment/decrement</li> <li>• Two-phase pulse signal processing</li> </ul>
Count start conditions	The BTS bit in the GiBCR1 register is 1 (start counting)
Count stop condition	The BTS bit in the GiBCR1 register is 0 (reset the base timer)
Reset conditions	<ul style="list-style-type: none"> <li>• The base timer value matches the GiPO0 register setting</li> <li>• An input of low signal into the external interrupt pin (INT0 or INT1) as follows: for groups 0 and 2: selected using bits IFS23 and IFS22 in the IFS2 register for groups 1 and 3: selected using bits IFS27 and IFS26 in the IFS2 register</li> <li>• The overflow of bit 15 or bit 9 in the base timer</li> </ul>
Reset value	0000h
Interrupt request	When the BTiR bit in the interrupt request register becomes 1 (interrupt requested) by the overflow of bit 9, 14, or 15 in the base timer (refer to Figure 10.16)
Read from base timer	<ul style="list-style-type: none"> <li>• The GiBT register indicates a counter value while the base timer is running</li> <li>• The GiBT register is undefined while the base timer is being reset</li> </ul>
Write to base timer	When a value is written while the base timer is running, the timer counter immediately starts counting from this value. No value can be written while the base timer is being reset
Other functions	<ul style="list-style-type: none"> <li>• Increment/decrement mode for groups 0 and 1 The base timer starts counting when the BTS bit is set to 1. When the base timer reaches FFFFh, it starts decrementing. When the RST1 bit in the GiBCR1 register is 1 (the base timer is reset by matching with the GiPO0 register), the timer counter starts decrementing two counts after the base timer value matches the GiPO0 register setting. When the timer counter reaches 0000h, it starts incrementing again (refer to Figure 22.19).</li> <li>• Two-phase pulse signal processing mode for groups 0 and 1 Two-phase pulse signals at pins UDiA and UDiB are counted (refer to Figure 22.20).</li> </ul> <div style="text-align: center;"> <p>The timer counter increments on all edges      The timer counter decrements on all edges</p> </div>




Figure 22.17 Base Timer Block Diagram (i = 0 to 3)

Table 22.3 Base Timer Associated Register Settings (Common Settings for Time Measurement, Waveform Generation, and Serial Interface) (i = 0 to 3)


Register	Bits	Function
GiBCR0	BCK1 and BCK0	Select a count source
	DIV4 to DIV0	Select a count source divide ratio
	IT	Select a base timer interrupt source
GiBCR1	RST2 to RST0	Select a timing for base timer reset
	BTS	Use this bit when each base timer individually starts counting
	UD1 and UD0	Select a count mode
GiPOCR0	BTRE	Select a source for base timer reset
GiBT	—	Read or write the base timer value

The following register settings are required to set the RST1 bit to 1 (the base timer is reset by matching with the GiPO0 register).

GiPOCR0	MOD2 to MOD0	Set to 000b (single-phase waveform output mode)
GiPO0	—	Set the reset cycle
GiFS	FSC0	Set the bit to 0 (select the waveform generation)
GiFE	IFE0	Set the bit to 1 (channel operation starts)

Bit configurations and functions vary by group.


(A) When the IT bit in the GiBCR0 register is 0  
(an interrupt is requested by the overflow of bit 15 in the base timer)



This figure applies under the following conditions:

- The RST1 bit in the GiBCR1 register is 0 (the match with the GiPO0 register is not the reset source for the base timer)
- Bits UD1 and UD0 in the GiBCR1 register are 00b (increment mode)

(B) When the IT bit in the GiBCR0 register is 1  
(an interrupt is requested by the overflow of bit 14 in the base timer)




This figure applies under the following conditions:

- The RST1 bit in the GiBCR1 register is 0 (the match with the GiPO0 register is not the reset source for the base timer)
- Bits UD1 and UD0 in the GiBCR1 register are 00b (increment mode)

**Figure 22.18 Base Timer Increment Mode ( $i = 0$  to 3)**





**Figure 22.19 Base Timer Increment/Decrement ( $i = 0$  to 3)**




Figure 22.20 Base Timer Two-phase Pulse Signal Processing Mode (i = 0 to 3)

## 22.2 Time Measurement

Every time an external trigger is input, the base timer value is stored into the GiTMj register ( $i = 0$  to  $3$ ;  $j = 0$  to  $7$ ). Table 22.4 lists specifications of the time measurement and Table 22.5 lists its register settings. Figures 22.21 and 22.22 show operation examples of the time measurement and Figure 22.23 shows operation examples with the prescaler or gate function.

**Table 22.4 Time Measurement Specifications ( $i = 0$  to  $3$ ;  $j = 0$  to  $7$ )**


Item	Specification
Time measurement channels	Group 0: Channels 0 to 7 Group 1: Channels 0 to 7 Group 2: Channels 0 to 7 Group 3: Channels 0 to 7
Trigger input polarity	Rising edge, falling edge, or both edges of the IIOi_j pin
Time measurement start condition	The IFEj bit in the GiFE register is 1 (enable the channel j function) while the FSCj bit in the GiFS register is 1 (select the time measurement)
Time measurement stop condition	The IFEj bit is 0 (disable the channel j function)
Time measurement timing	<ul style="list-style-type: none"> <li>Without the prescaler: every time a trigger is input</li> <li>With the prescaler for channels 6 and 7: every [GiTPRk register value + 1] times a trigger is input (<math>k = 6, 7</math>)</li> </ul>
Interrupt request	When the TMijR bit in the interrupt request register becomes 1 (interrupt requested) (refer to Figure 10.16)
IIOi_j input pin function	Trigger input
Other functions	<ul style="list-style-type: none"> <li>Digital filter The digital filter determines a trigger input level every f1 or fBTi cycle and passes the signals holding the same level during three sequential cycles</li> <li>Prescaler for channels 6 and 7 Time measurement is executed every [GiTPRk register value + 1] times a trigger is input</li> <li>Gating for channels 6 and 7 This function disables any trigger input to be accepted after the time measurement by the first trigger input. However, the trigger input can be accepted again if any of following conditions are met while the GOC bit in the GiTMCRk register is 1 (the gating is cleared when the base timer matches the GiPOp register) (<math>p = 4, 5</math>; <math>p = 4</math> when <math>k = 6</math>; <math>p = 5</math> when <math>k = 7</math>): <ul style="list-style-type: none"> <li>The base timer value matches the GiPOp register setting</li> <li>The GSC bit in the GiTMCRk register is 1</li> </ul> </li> </ul>

**Table 22.5 Time Measurement Associated Register Settings (i = 0 to 3; j = 0 to 7; k = 6, 7)**


Register	Bits	Function
GiTMCRj	CTS1 and CTS0	Select a time measurement trigger
	DF1 and DF0	Select a digital filter
	GT, GOC, GSC	Select if the gating is used
	PR	Select if the prescaler is used
GiTPRk	—	Set the prescaler value
GiFS	FSCj	Set the bit to 1 (select the time measurement)
GiFE	IFEj	Set the bit to 1 (enable the channel j function)

Bit configurations and functions vary with channels and groups.

Registers associated with the time measurement should be set after setting the base timer-associated registers.

**Figure 22.21 Time Measurement Operation (1/2) (i = 0 to 3; j = 0 to 7)**


(A) When selecting the rising edge as a time measurement trigger  
(bits CTS1 and CTS0 in the GiTMCRj register are 01b)



Notes:

1. Bits in registers IIO0IR to IIO11IR.
2. Input pulse applied to the IIOi\_j pin requires at least 1.5 fBTi clock cycles.


(B) When selecting both edges as a time measurement trigger  
(bits CTS1 and CTS0 in the GiTMCRj register are 11b)



Notes:

1. Bits in registers IIO0IR to IIO11IR.
2. No interrupt occurs if the MCU receives a trigger signal when the TMijR bit is 1. However, the value of GiTMj register changes.

(C) Trigger signal when using the digital filter  
(bits DF1 and DF0 in the GiTMCRj register are 10b or 11b)




Note:

1. fBTi when bits DF1 and DF0 are 10b, f1 when the bits are 11b.

Figure 22.22 Time Measurement Operation (2/2) (i = 0 to 3; j = 0 to 7)

## (A) Operation with the prescaler

(the GiTPRj register is 02h and the PR bit in the GiTMCRj register is 1)




## Notes:

1. This example applies to cycles following the first cycle after the PR bit in the  $GiTMCRj$  register is set to 1 (prescaler enabled).
2. Bits in registers  $IIO0IR$  to  $IIO11IR$ .

## (B) Operation with the gating

(the gating is cleared by matching the base timer value with the GiPOk register setting, and bits GT and GOC in the GiTMCRj register are 1, respectively)



## Note:

1. Bits in registers  $IIO0IR$  to  $IIO11IR$ .

Figure 22.23 Prescaler and Gate Operations ( $i = 0$  to  $3$ ;  $j = 6, 7$ ;  $k = 4, 5$ )

### 22.3 Waveform Generation

Waveforms are generated when the base timer value matches the GiPOj register setting (i = 0 to 3; j = 0 to 7).

Waveform generation has the following four modes:

- Single-phase waveform output mode
- Inverted waveform output mode
- Set/reset waveform output (SR waveform output) mode
- Phase shift waveform output mode

Table 22.6 lists registers associated with the waveform generation.

**Table 22.6 Waveform Generation Associated Register Settings (i = 0 to 3; j = 0 to 7)**

Register	Bits	Function
GiPOCRj	MOD2 to MOD0	Select a waveform output mode
	IVL	Select a default value
	RLD	Select a timing to reload the value into the GiPOj register
	INV	Select if output level is inverted
GiPOj	—	Set the timing to invert output waveform level
GiFS	FSCj	Set the bit to 0 (select the waveform generation)
GiFE	IFEj	Set the bit to 1 (enable the channel j function)

Bit configurations and functions vary with channels and groups.

Registers associated with the waveform generation should be set after setting the base timer-associated registers.

### 22.3.1 Single-phase Waveform Output Mode

The output level at the IIOi\_j pin becomes high when the base timer value matches the GiPOj register (i = 0 to 3; j = 0 to 7). It switches to low when the base timer reaches 0000h. If the IVL bit in the GiPOCRj register is set to 1 (output high as default value), a high level output is provided when a waveform output starts. If the INV bit is set to 1 (invert the output level), a waveform with an inverted level is output. Refer to Figure 22.24 for details on single-phase waveform mode operation.

Table 22.7 lists specifications of single-phase waveform output mode.

**Table 22.7 Single-phase Waveform Output Mode Specifications (i = 0 to 3)**

Item	Specification
Output waveform (1)	<ul style="list-style-type: none"> <li>Free-running operation (when bits RST2 to RST0 in the GiBCR1 register are 000b)               <ul style="list-style-type: none"> <li>Cycle: <math>\frac{65536}{fBTi}</math></li> <li>Low level width: <math>\frac{m}{fBTi}</math></li> <li>High level width: <math>\frac{65536 - m}{fBTi}</math></li> </ul> </li> <li><i>m</i>: GiPOj register setting value (j = 0 to 7), 0000h to FFFFh</li> <li>The base timer is reset by matching the base timer value with the GiPO0 register setting (when bits RST2 to RST0 are 010b)               <ul style="list-style-type: none"> <li>Cycle: <math>\frac{n + 2}{fBTi}</math></li> <li>Low level width: <math>\frac{m}{fBTi}</math></li> <li>High level width: <math>\frac{n + 2 - m}{fBTi}</math></li> </ul> </li> <li><i>m</i>: GiPOj register setting value (j = 1 to 7), 0000h to FFFFh</li> <li><i>n</i>: GiPO0 register setting value, 0001h to FFFDh</li> <li>If <math>m \geq n + 2</math>, the output level is fixed to low</li> </ul>
Waveform output start condition (2)	The IFEj bit in the GiFE register is 1 (enable the channel j function) (j = 0 to 7)
Waveform output stop condition	The IFEj bit is 0 (disable the channel j function)
Interrupt request	When the POijR bit in the intelligent I/O interrupt request register becomes 1 (interrupt requested) by matching the base timer value with the GiPOj register setting (refer to Figure 10.16)
IIOi_j output pin function	Pulse signal output
Other functions	<ul style="list-style-type: none"> <li>Default value setting This function determines the starting waveform output level</li> <li>Output level inversion This function inverts the waveform output level and outputs the inverted signal from the IIOi_j pin</li> </ul>

Notes:

- When the INV bit in the GiPOCRj register is 1 (invert the output level), the high and low widths are inverted.
- To use channels shared by time measurement and waveform generation, set the FSCj bit in the GiFS register to 0 (select the waveform generation).






Figure 22.24 Single-phase Waveform Output Mode Operation (i = 0 to 3)

### 22.3.2 Inverted Waveform Output Mode

The output level at the IIOi\_j pin is inverted every time the base timer value matches the GiPOj register setting (i = 0 to 3; j = 0 to 7).

Table 22.8 lists specifications of the inverted waveform output mode. Figure 22.25 shows an example of the inverted waveform output mode operation.

**Table 22.8 Inverted Waveform Output Mode Specifications (i = 0 to 3)**

Item	Specification
Output waveform	<ul style="list-style-type: none"> <li>Free-running operation (when bits RST2 to RST0 in the GiBCR1 register are 000b)           <ul style="list-style-type: none"> <li>Cycle: <math>\frac{65536 \times 2}{fBTi}</math></li> <li>High or low level width: <math>\frac{65536}{fBTi}</math></li> <li>m: GiPOj register setting value (j = 0 to 7), 0000h to FFFFh</li> </ul> </li> <li>The base timer is reset by matching the base timer value with the GiPO0 register setting (when bits RST2 to RST0 are 010b)           <ul style="list-style-type: none"> <li>Cycle: <math>\frac{2(n+2)}{fBTi}</math></li> <li>High or low level width: <math>\frac{n+2}{fBTi}</math></li> <li>n: GiPO0 register setting value, 0001h to FFFDh</li> <li>GiPOj register setting value (j = 1 to 7), 0000h to FFFFh</li> <li>If the GiPOj register setting <math>\geq n+2</math>, the output level is not inverted</li> </ul> </li> </ul>
Waveform output start condition <sup>(1)</sup>	The IFEj bit in the GiFE register is 1 (enable the channel j function) (j = 0 to 7)
Waveform output stop condition	The IFEj bit is 0 (disable the channel j function)
Interrupt request	When the POijR bit in the intelligent I/O interrupt request register becomes 1 (interrupt requested) by matching the base timer value with the GiPOj register setting (refer to Figure 10.16)
IIOi_j output pin function	Pulse signal output
Other functions	<ul style="list-style-type: none"> <li>Default value setting This function determines the starting waveform output level</li> <li>Output level inversion This function inverts the waveform output level and outputs the inverted signal from the IIOi_j pin</li> </ul>

Note:

- To use channels shared by time measurement and waveform generation, set the FSCj bit in the GiFS register to 0 (select the waveform generation).




Figure 22.25 Inverted Waveform Output Mode Operation (i = 0 to 3)

### 22.3.3 Set/Reset Waveform Output Mode (SR Waveform Output Mode)

The output level at the IIOi\_j pin becomes high when the base timer value matches the GiPOj register setting ( $i = 0$  to  $3$ ;  $j = 0, 2, 4, 6$ ). It becomes low when the base timer value matches the GiPOk register setting or the base timer reaches 0000h ( $k = j + 1$ ). When the IVL bit in the GiPOCRj register is set to 1 (output high as default value), a high output level is provided when a waveform output starts ( $j = 0$  to  $7$ ). When the INV bit is set to 1 (invert the output level), a waveform with inverted level is output. Refer to Figure 22.26 for details on SR waveform mode operation. Tables 22.9 and 22.10 list specifications of SR waveform output mode.

**Table 22.9 SR Waveform Output Mode Specifications ( $i = 0$  to  $3$ ) (1/2)**

Item	Specification
Output waveform (1)	<ul style="list-style-type: none"> <li>• Free-running operation (when bits RST2 to RST0 in the GiBCR1 register are 000b)               <ul style="list-style-type: none"> <li>(A) <math>m &lt; n</math> <ul style="list-style-type: none"> <li>High level width: <math>\frac{n - m}{fBTi}</math></li> <li>Low level width: <math>\frac{m}{fBTi}</math> (See Note 2) + <math>\frac{65536 - n}{fBTi}</math> (See Note 3)</li> </ul> </li> <li>(B) <math>m \geq n</math> <ul style="list-style-type: none"> <li>High level width: <math>\frac{65536 - m}{fBTi}</math></li> <li>Low level width: <math>\frac{m}{fBTi}</math></li> </ul> </li> </ul> </li> <li><math>m</math>: GiPOj register setting value (<math>j = 0, 2, 4, 6</math>), 0000h to FFFFh  <math>n</math>: GiPOk register setting value (<math>k = j + 1</math>), 0000h to FFFFh</li> <li>• The base timer is reset by matching with the GiPO0 register (when bits RST2 to RST0 are 010b) (4)               <ul style="list-style-type: none"> <li>(A) <math>m &lt; n &lt; p + 2</math> <ul style="list-style-type: none"> <li>High level width: <math>\frac{n + m}{fBTi}</math></li> <li>Low width: <math>\frac{m}{fBTi}</math> (See Note 2) + <math>\frac{p + 2 - n}{fBTi}</math> (See Note 3)</li> </ul> </li> <li>(B) <math>m &lt; p + 2 \leq n</math> <ul style="list-style-type: none"> <li>High level width: <math>\frac{p + 2 - m}{fBTi}</math></li> <li>Low level width: <math>\frac{m}{fBTi}</math></li> </ul> </li> <li>(C) <math>m \geq p + 2</math>, output level is fixed to low  <math>p</math>: GiPO0 register setting value, 0001h to FFFDh  <math>m</math>: GiPOj register setting value (<math>j = 2, 4, 6</math>), 0000h to FFFFh  <math>n</math>: GiPOk register setting value (<math>k = j + 1</math>), 0000h to FFFFh</li> </ul> </li> </ul>

**Notes:**


1. When the INV bit in the GiPOCRj register is 1 (invert the output level), the high and low widths are inverted.
2. Output period from a base timer reset until when the output level becomes high.
3. Output period from when the output level becomes low until the next base timer reset.
4. When the GiPO0 register resets the base timer, channel 0 and channel 1 SR waveform generation functions are not available.

**Table 22.10 SR Waveform Output Mode Specifications (i = 0 to 3) (2/2)**

Item	Specification
Waveform output start condition (1)	The IFEq bit in the GiFE register is 1 (enable the channel q function) (q = 0 to 7)
Waveform output stop condition	The IFEq bit is 0 (disable the channel q function)
Interrupt request	When the POijR bit in the intelligent I/O interrupt request register becomes 1 (interrupt requested) by matching the base timer value with the GiPOj register setting. When the POikR bit becomes 1 (interrupt requested) by matching the base timer value with the GiPOk register setting (refer to Figure 10.16)
IIOi_j output pin function	Pulse signal output
Other functions	<ul style="list-style-type: none"> <li>• Default value setting This function determines the starting waveform output level</li> <li>• Output level inversion This function inverts the waveform output level and outputs the inverted signal from the IIOi_j pin</li> </ul>

Note:

1. To use channels shared by time measurement and waveform generation, set the FSCj bit in the GiFS register to 0 (select the waveform generation).

Figure 22.26 SR Waveform Output Mode Operation ( $i = 0$  to 3)

### 22.3.4 Phase Shift Waveform Output Mode

PWM output is phase-shifted at every channel in this mode. This mode enables functions that help to reduce switching noise and instantaneous power consumption.

The following bit settings are necessary to enable this mode; set bits MOD2 to MOD0 in the GiPOCRj register to 000b (single-phase waveform output mode), the IVL bit to 0 (output low as default value), the BTRE bit to 1 (reset the base timer when bit 9 overflows), the INV bit to 1 (invert the output level), and the IT bit in the GiBCR0 register to 0 (interrupt occurs when bit 15 or bit 9 overflows) (i = 0 to 3; j = 0 to 7).

When the phase shift waveform output mode is disabled, the output level at the IIOi\_j pin becomes low if the base timer matches the GiPOj register, and becomes high when the base timer reaches 0000h (refer to (A) in Figure 22.27).


When this mode is enabled, the phase shifter controls the timing of the output level to be high. The phase shift clock to be input to the phase shifter is the count source for the base timer fBTi divided by m + 1. Every time the phase shift clock is input, each output level of the IIOi\_j pin starting from the IIOi\_0 sequentially becomes high (refer to (B) in Figure 22.27). The base timer overflow interrupt signal BTiR controls reloading of the divided-by-m + 1 divider and the reset of the phase shifter.

Figure 22.28 shows some more examples of output waveforms using different settings.

Note that if all channels are set to phase shift waveform output mode and the phase shift clock frequency is set to the lowest, the phase shift clock for channel 7 is not generated. Consequently, the output level at the IIOi\_7 pin is held low.

When phase shift output mode is enabled, the output level of a pin cannot be fixed to low. To hold the level low, the corresponding pin should be switched to the port by the output function select register.


## (A) The phase shift waveform output mode is disabled



This figure applies under the following conditions:

- The PSME bit in the GiPSCR register is 0 (phase shift waveform output mode is disabled)
- Bits MOD2 to MOD0 in the GiPOCRj register are 000b (single-phase waveform output mode), the IVL bit is 0 (output low as default value), and the INV bit is 1 (invert the output level) ( $j = 0$  to 4)
- Bits RST2 to RST0 in the GiBCR1 register are 000b (base timer is not reset) and bits UD1 and UD0 are 00b (increment mode)

## (B) The phase shift waveform output mode is enabled



This figure applies under the following conditions:

- The PSME bit in the GiPSCR register is 1 (phase shift waveform output mode is enabled) and bits PSS1 and PSS0 are 00b (pins IIOi\_0 to IIOi\_4 are available)
- Bits MOD2 to MOD0 in the GiPOCRj register are 000b (single-phase waveform output mode), the IVL bit is 0 (output low as default value), the BTRE bit is 1 (reset the base timer when bit 9 overflows), and the INV bit is 1 (invert the output level) ( $j = 0$  to 4)
- The IT bit in the GiBCR0 register is 0 (interrupt occurs when bit 15 or bit 9 overflows)
- Bits RST2 to RST0 in the GiBCR1 register are 000b (base timer is not reset) and bits UD1 and UD0 are 00b (increment mode)

Figure 22.27 Phase Shift Waveform Output Mode (1/2) ( $i = 0$  to 3)







Figure 22.28 Phase Shift Waveform Output Mode (2/2) (i = 0 to 3; j = 0 to 7)

### 22.3.5 Digital Debounce Circuit

Pins IIO0\_7 and IIO1\_7 have a digital debounce function for noise reduction. This function helps to determine the signal level when the pulse becomes longer than the filter width set by a program after the signal is input on a rising or falling edge.

This function does not affect any signals that share the IIO0\_7 or IIO1\_7 pin.

Figure 22.29 shows the registers IC07DDR to IC37DDR.



**Figure 22.29 Registers IC07DDR to IC37DDR**


The counter for the digital debounce at the IIO<sub>i</sub>\_7 pin decrements with a count source of f8 (i = 0 to 3). Every time the signal level at the pin changes, the setting value of the IC<sub>i</sub>7DDR register is reloaded to resume counting. The counted value can be read from the IC<sub>i</sub>7DDR register.

The input signal to the IIO<sub>i</sub>\_7 pin is output from the digital debounce circuit on the first rising edge of f8 after the counter value becomes 00h.

A value from 00h to FEh can be set to the IC<sub>i</sub>7DDR register when using the digital debounce function. When FFh is set to this register, this function is disabled and the input signal is transmitted without being filtered.

Figure 22.30 shows an example of digital debounce filtering.

An example of digital debounce function of IIO0\_7 signal (IC07DDR = 03h)



- (1) The IC07DDR register is FFh after a reset. That is, the filtering is disabled, and the input signal is output without being filtered.
- (2) The counter is stopped if the input and output levels are the same when setting 03h to the IC07DDR register.
- (3) When detecting the input and output levels being different, the counter reloads the setting value of the IC07DDR register and starts counting.
- (4) When the input and output levels become the same during counting, the counter stops. The output level does not change when the pulse width of the input signal is too short for the counter to become 00h.
- (5) When detecting the input and output levels being different again, the counter reloads the setting value of the IC07DDR register and starts counting.
- (6) The low signal is applied on the first rising edge of f8 after the counter reaches 00h. The output signal becomes low and the counter stops.
- (7) When detecting the input and output levels being different again, the counter reloads the setting value of the IC07DDR register and starts counting.
- (8) The high signal is applied on the first rising edge of f8 after the counter reaches 00h. The output signal becomes high and the counter stops.

When the IC07DDR register is set to FFh, the counter value becomes FFh after 1.5 to 2.5 cycles of f1, and the counter stops. Simultaneously, the filtering is disabled, and the input signal is output without being filtered.

**Figure 22.30 Digital Debounce Filtering**

## 23. Serial Bus Interface

The serial bus interface has three independent channels: SBI0 to SBI2.

SBli (i = 0 to 2) has its own transmit/receive clock generator.

SBli has the following modes:

- Synchronous serial communication mode
- 4-wire serial bus mode

To select a mode, set the SSUMS bit in the SSiMR2 register.

Note that each mode has its own bit names, bit symbols, and bit functions in some registers.

### 23.1 Synchronous Serial Communication Mode and 4-wire Serial Bus Mode

To switch between synchronous serial communication mode and 4-wire serial bus mode, set the SSUMS bit in the SSiMR2 register ( $i = 0$  to 2).

Table 23.1 and Figure 23.1 show the specifications of synchronous serial communication mode and its block diagram, respectively. Table 23.2 and Figure 23.2 show the specifications and block diagram of 4-wire serial bus mode, respectively.

Figures 23.3 to 23.11 show the associated registers.

**Table 23.1 Synchronous Serial Communication Mode Specifications ( $i = 0$  to 2)**

Item	Specification
Data format	Character length: 8 bits (fixed length)
Master/slave mode	Selectable
I/O pins	SSCKi (I/O): Clock I/O pin SSli (input): Data input pin SSOi (output): Data output pin
Transmit/receive clocks	<ul style="list-style-type: none"> <li>When the MSS bit in the SSiCRH register is 0 (slave mode): External clock (input at the SSCKi pin)</li> <li>When the MSS bit is 1 (master mode): Internal clock (output from the SSCKi pin)</li> </ul> $\frac{f_{(BCLK)}}{n}$ $f_{(BCLK)}: \text{peripheral bus clock frequency}$ $n: 4, 8, 16, 32, 64, 128, \text{ or } 256$
Transmit start conditions	<ul style="list-style-type: none"> <li>The TE bit in the SSiER register is 1 (transmission enabled)</li> <li>The TDRE bit in the SSiSR register is 0 (unsent data left in the SSiTDR register)</li> <li>The ORER bit in the SSiSR register is 0 (no overrun error)</li> <li>Clock input at the SSCKi pin (applicable only when the MSS bit in the SSiCRH register is 0 (slave mode))</li> </ul>
Receive start conditions	<ul style="list-style-type: none"> <li>The RE bit in the SSiER register is 1 (reception enabled)</li> <li>The ORER bit in the SSiSR register is 0 (no overrun error)</li> <li>Read operation to the SSiRDR register (applicable only when the MSS bit in the SSiCRH register is 1 (master mode))</li> <li>Clock input at the SSCKi pin (applicable only when the MSS bit in the SSiCRH register is 0 (slave mode))</li> </ul>
Error detection	<ul style="list-style-type: none"> <li>Overrun error An overrun error occurs when the next serial data reception is completed while the RDRF bit in the SSiSR register is 1 (received data left in the SSiRDR register)</li> </ul>
Interrupt request sources	Four interrupt request sources: transmit end, transmit data register empty, receive data register full, and overrun error <sup>(1)</sup>
Other functions	<ul style="list-style-type: none"> <li>Bit order select Selectable either LSB first or MSB first</li> <li>SSCKi clock polarity Selectable either low or high for the SSCKi pin when clock is stopped</li> <li>SSCKi clock phase Combination of odd and even edges for changing and loading data</li> </ul>

Note:

- Each channel has its own interrupt vector.




Figure 23.1 Block Diagram of Synchronous Serial Communication Mode (i = 0 to 2)

**Table 23.2 4-wire Serial Bus Mode Specifications (i = 0 to 2)**

Item	Specification
Data format	Character length: 8 to 16 bits (variable length)
Master/slave mode	Selectable
I/O pins	SSCKi (I/O): Clock I/O pin SSli (I/O): Data I/O pin SSOi (I/O): Data I/O pin SCSi (I/O): Chip select I/O pin
Transmit/receive clocks	<ul style="list-style-type: none"> <li>When the MSS bit in the SSiCRH register is 0 (slave mode): External clock (input at the SSCKi pin)</li> <li>When the MSS bit 1 (master mode): Internal clock (output from the SSCKi pin)</li> </ul> $\frac{f_{(BCLK)}}{n}$ $f_{(BCLK)}$ peripheral bus clock frequency $n$ : 4, 8, 16, 32, 64, 128, or 256
Transmit start conditions	<ul style="list-style-type: none"> <li>The TE bit in the SSiER register is 1 (transmission enabled)</li> <li>The TDRE bit in the SSiSR register is 0 (unsent data left in the SSiTDR register)</li> <li>The ORER bit in the SSiSR register is 0 (no overrun error)</li> <li>Clock input at the SSCKi pin while the SCSi pin is low (applicable only when the MSS bit in the SSiCRH register is 0 (slave mode))</li> </ul>
Receive start conditions	<ul style="list-style-type: none"> <li>The RE bit in the SSiER register is 1 (reception enabled)</li> <li>The ORER bit in the SSiSR register is 0 (no overrun error)</li> <li>Read operation to the SSiRDR register while the TE bit in the SSiER register is 0 (transmission disabled) (applicable only when the MSS bit in the SSiCRH register is 1 (master mode))</li> <li>Clock input at the SSCKi pin (applicable only when the MSS bit in the SSiCRH register is 0 (slave mode))</li> </ul>
Error detection	<ul style="list-style-type: none"> <li>Overrun error An overrun error occurs when the next serial data is received while the RDRF bit in the SSiSR register is 1 (received data left in the SSiRDR register)</li> <li>Conflict error A conflict error occurs in either of the following cases:               <ol style="list-style-type: none"> <li>An attempt to start serial communication while the SCSi pin is low (applicable when the MSS bit in the SSiCRH register is 1 (master mode))</li> <li>The SCSi pin becomes high during data transfer (applicable when the MSS bit in the SSiCRH register 0 (slave mode))</li> </ol> </li> </ul>
Interrupt request sources	Five interrupt request sources: transmit end, transmit data register empty, receive data register full, overrun error, and conflict error (1)
Other functions	<ul style="list-style-type: none"> <li>Bit order select Selectable either LSB first or MSB first</li> <li>SSCKi clock polarity Selectable either low or high for the SSCKi pin when clock is stopped</li> <li>SSCKi clock phase Combination of odd and even edges for changing and loading data</li> </ul>

Note:

- Each channel has its own interrupt vector.






Figure 23.2 Block Diagram of 4-wire Serial Bus Mode (i = 0 to 2)







**Figure 23.3 Registers SS0CRH to SS2CRH**



**Figure 23.4 Registers SS0CRL to SS2CRL**



**Figure 23.5 Registers SS0MR to SS2MR in Synchronous Serial Communication Mode**



**Figure 23.6 Registers SS0MR to SS2MR in 4-wire Serial Bus Mode**






Figure 23.7 Registers SS0ER to SS2ER



**Figure 23.8 Registers SS0SR to SS2SR**



**Figure 23.9 Registers SS0MR2 to SS2MR2**




Figure 23.10 Registers SS0TDR to SS2TDR




Figure 23.11 Registers SS0RDR to SS2RDR



### 23.1.1 Transmit/Receive Clock

To use the serial bus interface in synchronous serial communication mode or 4-wire serial bus mode, set the SCKS bit in the SSIMR2 register to 1 to configure the SSCKi pin to be a transmit/receive clock pin.

(1) To use the serial bus interface in master mode

When the MSS bit in the SSICRH register is 1 (master mode), select a transmit/receive clock from among seven internal clocks ( $f(\text{BCLK})$  divided-by-4, -8, -16, -32, -64, -128, and -256) with bits CKS2 to CKS0.

Set the corresponding pin to SSCKi output by the output function select register and set its direction to output by the port direction register.

Since the SSCKi pin functions as clock output, the selected transmit/receive clock is output from the SSCKi pin as soon as data transmission/reception starts.

(2) To use the serial bus interface in slave mode

When the MSS bit in the SSICRH register is 0 (slave mode), the external clock is used.

Set the corresponding pin to input by the port direction register. The SSCKi pin functions as clock input.

### 23.1.1.1 Transmit/Receive Clock Polarity and Phase

The relation between the transmit/receive clock polarity and phase for transmit/receive data varies with the setting combination of the SSUMS bit in the SSiMR2 register, and bits CPHS and CPOS in the SSiMR register.

Figure 23.12 shows the relation between those parameters.




Figure 23.12 Transmit/Receive Clock Polarity and Phase of Transmit/Receive Data (i = 0 to 2)

## 23.1.2 Transmit/Receive Shift Register

The transmit/receive shift register transmits and receives serial data. Data transferred to the transmit/receive shift register is shifted-out with the MSB first. Received data is shifted-in with the LSB first.

Figure 23.13 shows transmit/receive shift register operation.

### 23.1.2.1 Bit Order

The bit order to be transmitted/received can be selected using the MLS bit in the SSiMR register. When the MLS bit is 1 (LSB first), transmission starts from the LSB and completes with the MSB. In a receive operation, the first received bit is considered to be the LSB. When the MLS bit is 0 (MSB first), the bit order transmitted is reversed and the first received bit is considered to be the MSB.

#### (1) Transmit operation

When the MLS bit is 0 (MSB first), the written value is reflected in the SSiTDR register in the order written.

When the MLS bit is 1 (LSB first), the written value is reflected in the SSiTDR register in the reversed order, that is, the reversed written value is read from the SSiTDR register.

In both cases, however, data is transferred to the transmit/receive shift register in the transmitted order.

#### (2) Receive operation

When the MLS bit is 0 (MSB first), the received data is transferred from the transmit/receive shift register to the SSiRDR register in the order received.

When the MLS bit is 1 (LSB first), the received data is transferred from the transmit/receive shift register to the SSiRDR register in the reversed order.

### 23.1.2.2 Variable-Length Data Transmission/Reception

When the data length is less than 16 bits, the shift-in/shift-out position is changed to adjust the bit position.

This function enables transmit/receive data with the LSB in bit 0.




Figure 23.13 Transmit/Receive Shift Register Operation

### 23.1.3 Data I/O Pin and SSI Shift Register

The connection pattern of the data I/O pins and the transmit/receive shift register varies with the setting combination of the MSS bit in the SSI<sub>i</sub>CRH register, and bits SSUMS and BIDE in the SSI<sub>i</sub>MR2 register. Figure 23.14 shows the relation between those parameters.




Figure 23.14 Data I/O Pins and Transmit/Receive Shift Register ( $i = 0$  to 2)

### 23.1.4 Interrupt Requests

In synchronous serial communication mode and 4-wire serial bus mode, there are five interrupt request sources: transmit data register empty, transmit end, receive data register full, overrun error, and conflict error. Since all of these interrupt request sources are assigned to an interrupt vector table, they should be identified by flags in the interrupt handler.

Table 23.3 lists the serial bus interface interrupt request sources.

**Table 23.3 Interrupt Request Sources in Synchronous Serial Communication Mode and 4-wire Serial Bus Mode**

Interrupt Request Source	Generating Condition for Interrupt Requests (1, 2)
Transmit data register empty (TXI)	TIE = 1 and TDRE = 1
Transmit end (TEI)	TEIE = 1 and TEND = 1
Receive data register full (RXI)	RIE = 1 and RDRF = 1
Overrun error (OEI)	RIE = 1 and ORER = 1
Conflict error (CEI)	CEIE = 1 and CE = 1

Notes:

1. CEIE, RIE, TEIE, and TIE: Bits in the SSiER register
2. CE, ORER, RDRF, TEND, and TDRE: Bits in the SSiSR register

When one or more conditions to generate an interrupt request listed in Table 23.3 are met, a serial bus interface interrupt request is generated. The corresponding interrupt sources should be set to 0 in the interrupt handler.

However, bits TDRE (transmit data register empty) and TEND (transmit end) automatically become 0 when the next transmit data is written to the SSiTDR register. The RDRF bit (receive data register full) automatically becomes 0 when the SSiRDR register is read.

Note that if no data is being transmitted, the TDRE bit, which became 0 as mentioned above, is set back to 1 (no data left in the SSiTDR register) since the written data is immediately transferred to the transmit/receive shift register. And, if the TDRE bit is set to 0 (unsent data left in SSiTDR register) by a program, it may cause the transmission of an additional data frame.

### 23.1.5 Communication Modes and Pin Functions

In synchronous serial communication mode and 4-wire serial bus mode, the function of I/O pins varies with the setting combinations of the MSS bit in the SSiCRH register, and bits RE and TE in the SSiER register. The SSCKi pin is used for output in master mode, and input in slave mode. The port direction register and the port function select register need to be configured according to the direction of pins SSli, SSOi, and SSCKi.

Table 23.4 shows the relation between communication modes and I/O pins.

**Table 23.4 Communication Modes and I/O Pins (i = 0 to 2)**

Communication Mode	Bit Setting					Pin State		
	SSUMS	BIDE	MSS	TE	RE	SSli	SSOi	SSCKi
Synchronous serial communication mode	0	Disabled	0 (slave)	0	1	Input	– (1)	Input
				1	0	– (1)	Output	
				1	1	Input	Output	
			1 (master)	0	1	Input	– (1)	Output
				1	0	– (1)	Output	
				1	1	Input	Output	
4-wire serial bus mode (in standard mode)	1	0	0 (slave)	0	1	– (1)	Input	Input
				1	0	Output	– (1)	
				1	1	Output	Input	
			1 (master)	0	1	Input	– (1)	Output
				1	0	– (1)	Output	
				1	1	Input	Output	
4-wire bus communication mode (in bidirectional mode) (2)	1	1	0 (slave)	0	1	– (1)	Input	Input
				1	0	– (1)	Output	
			1 (master)	0	1	– (1)	Input	Output
				1	0	– (1)	Output	

**Notes:**

1. This pin can be used as a programmable I/O port.
2. In 4-wire bus communication mode (in bidirectional mode), do not use the following combination: TE bit is 1 and RE bit is 1.

SSUMS and BIDE: Bits in the SSiMR2 register

MSS: Bit in the SSiCRH register

TE and RE: Bits in the SSiER register

## 23.1.6 Synchronous Serial Communication Mode

### 23.1.6.1 Initialization of Synchronous Communication Mode

Figure 23.15 shows the initialization procedure of synchronous serial communication mode. Set the TE bit in the SSiER register to 0 (transmission disabled) and the RE bit in the SSiER register to 0 (reception disabled) before the data transmit/receive operation.

To change the communication mode or the communication data format, set bits TE and RE to 0 in advance. Note that flags RDRF and ORER and the SSiRDR register are unaffected even if the RE bit is set to 0.




Figure 23.15 Initialization Procedure in Synchronous Communication Mode (i = 0 to 2)



### 23.1.6.2 Data Transmission

Figure 23.16 shows an example of the transmit operation in synchronous serial communication mode. During data transmission, the serial bus interface operates as described below.

When operating in master mode, an internally generated clock as a transmit/receive clock is output from the SCKi pin. When operating in slave mode, the transmit/receive clock is a clock input from the SCKi pin. In both cases, transmit data is output synchronized with the transmit/receive clock.


After setting the TE bit in the SSIER register to 1 (transmission enabled), if transmit data is written to the SSITDR register, the TDRE bit in the SSISR register automatically becomes 0 (unsent data left in the SSITDR register), and data in the SSITDR register is transferred to the transmit/receive shift register. Then the TDRE bit becomes 1 (no data left in the SSITDR register) and data transmission starts. And, if the TIE bit in the SSIER register is 1 (transmit data register empty interrupt enabled), a transmit data empty interrupt request (TXI) is generated.

When the TDRE bit is 0, after transmitting one frame of data, the data is transferred from the SSITDR register to the transmit/receive shift register to start the next data transmission. When the TDRE bit is 1, after transmitting the eighth bit of data, the TEND bit in the SSISR register becomes 1 (transmission is completed). And, if the TEIE bit in the SSIER register is 1 (transmit end interrupt enabled), a transmit end interrupt request (TEI) is generated.

After data transmission is completed, the SCKi pin is fixed to the level specified by the CPOS bit in the SSIMR register.

Note that data cannot be transmitted while the ORER bit in the SSISR register is 1 (overrun error occurred). Set the ORER bit to 0 before data transmission.

Figure 23.17 shows an example of data transmission procedure in synchronous serial communication mode.



**Figure 23.16 Transmit Operation Example in Synchronous Serial Communication Mode (i = 0 to 2)**




Figure 23.17 Data Transmission Example in Synchronous Serial Communication Mode (i = 0 to 2)

### 23.1.6.3 Data Reception

Figure 23.18 shows an example of the receive operation in synchronous serial communication mode. During data reception, the serial bus interface operates as described below.

When operating in master mode, an internally generated clock as transmit/receive clock is output from the SSCKi pin. When operating in slave mode, the transmit/receive clock is a clock input from the SSCKi pin. In both cases, receive data is input synchronized with the transmit/receive clock.


In master mode, a dummy read of the SSiRDR register evokes the receive clock output to start data reception.

When the eighth bit of data is received, the RDRF bit in the SSiSR register becomes 1 (received data left in the SSiRDR register) and the received data is stored into the SSiRDR register. And, if the RIE bit in the SSiER register is 1 (receive data register full interrupt/overrun error interrupt enabled), a receive data register full interrupt request (RXI) is generated. When the SSiRDR register is read, the RDRF bit automatically becomes 0 (no data left in the SSiRDR register).


To end the receive data operation in master mode, set the RSSTP bit in the SSiCRH register to 1 (receive operation ended after receiving the current frame) before reading the data of the second to last frame from the SSiRDR register. Then the transmit/receive clock stops when the last frame reception is completed. When the clock stops, set the RE bit in the SSiER register to 0 (reception disabled) and the RSSTP bit to 0 (receive operation continued after receiving the current frame) and read the data of the last frame. Note that if the SSiRDR register is read while the RE bit is 1, then the receive clock is output again.

If the eighth bit of the data is received when the RDRF bit is 1, the ORER bit in the SSiSR register becomes 1 (overrun error occurred), and the receive operation stops. Note that data cannot be received while the ORER bit is 1. Set the ORER bit to 0 before resuming data reception.

Figure 23.19 shows an example of the data reception procedure in master mode of synchronous communication mode.



**Figure 23.18 Receive Operation Example in Master Mode of Synchronous Serial Communication Mode (i = 0 to 2)**



**Figure 23.19 Data Reception Example in Master Mode of Synchronous Serial Communication Mode (i = 0 to 2)**


#### 23.1.6.4 Data Transmission/Reception

Data transmission/reception is a combined operation of data transmission and data reception mentioned in sections 23.1.6.2 and 23.1.6.3.

Data transmission/reception starts when data is written to the SSiTDR register, and ends when the eighth bit of data is transmitted while the TDRE bit is 1 (no data left in the SSiTDR register). The data transmit/receive operation stops when the ORER bit becomes 1 (overflow error occurred) due to an error.

To switch modes from transmit mode (TE bit is 1 and RE bit is 0) or receive mode (TE bit is 0 and RE bit is 1) to transmit/receive mode (TE bit is 1 and RE bit is 1), set bits TE and RE to 0. Then, check that the TEND bit is 0 (transmission continued), the RDRF bit is 0 (no data left in the SSiRDR register), the ORER bit is 0 (no overflow error), and subsequently set bits TE and RE to 1 at the same time.

Figure 23.20 shows an example of data transmission/reception procedure in synchronous serial communication mode.



**Figure 23.20 Data Transmission/Reception Example in Synchronous Communication Mode (i = 0 to 2)**

### 23.1.7 4-wire Serial Bus Mode

In 4-wire serial bus mode, the serial bus interface operates serial communication via four logic signal lines: clock line, data input line, data output line, and chip select line. This mode also contains bidirectional mode, in which a single pin is used for the data input line and data output line.

The data input line and data output line share the SS<sub>I</sub>i pin and SS<sub>O</sub>i pin. The combined setting of the MSS bit in the SS<sub>I</sub>CRH register and the BIDE bit in the SS<sub>I</sub>MR2 register determines which line is assigned to which pin. Refer to 23.1.3 “Data I/O Pin and SS<sub>I</sub> Shift Register” for more details. In this mode, the clock polarity and phase for transmit/receive data can be configured by setting bits CPOS and CPHS in the SS<sub>I</sub>MR register, respectively. Refer to 23.1.1.1 “Transmit/Receive Clock Polarity and Phase” for more details.

The chip select line functions as an output pin in master mode and as an input pin in slave mode. In master mode, the  $\overline{\text{SCSi}}$  pin can be assigned as an output pin by setting bits CSS1 and CSS0 in the SS<sub>I</sub>MR2 register to 10b. Also, a programmable I/O port can be assigned as the chip select pin in this mode. In slave mode, the  $\overline{\text{SCSi}}$  pin is assigned as an input pin by setting bits CSS1 and CSS0 to 01b. In 4-wire serial bus mode, serial communication is normally performed with the MSB first (the MLS bit in the SS<sub>I</sub>MR register is set to 0).

#### 23.1.7.1 Initialization of 4-wire Serial Bus Mode

Figure 23.21 shows the initialization of 4-wire serial bus mode. Initialize the circuit by setting the TE bit in the SS<sub>I</sub>ER register to 0 (transmission disabled) and the RE bit in the SS<sub>I</sub>ER register to 0 (reception disabled) before a data transmission/reception.

To change the communication mode or the communication data format, set bits TE and RE to 0 in advance. Note that bits RDRF and ORER and the SS<sub>I</sub>RDR register are unaffected even if the RE bit is set to 0.




Figure 23.21 Initialization in 4-wire Serial Bus Mode ( $i = 0$  to 2)



### 23.1.7.2 Data Transmission

Figure 23.22 shows an example of the transmit operation in 4-wire serial bus mode. During data transmission, the serial bus interface operates as described below.

When operating in master mode, an internally generated clock as a transmit/receive clock is output from the SSCKi pin. When operating in slave mode, the transmit/receive clock is a clock input from the SSCKi pin while the  $\overline{\text{SCSi}}$  pin is low. In both cases, transmit data is output synchronized with the transmit/receive clock.

After setting the TE bit in the SSiER register to 1 (transmission enabled), if transmit data is written to the SSiTDR register, the TDRE bit in the SSiSR register automatically becomes 0 (unsent data left in the SSiTDR register), and data in the SSiTDR register is transferred to the transmit/receive shift register. Then the TDRE bit becomes 1 (no data left in the SSiTDR register) and data transmission starts. And, if the TIE bit in the SSiER register is 1 (transmit data register empty interrupt enabled), a transmit data empty interrupt request (TXI) is generated.

When the TDRE bit is 0, after transmitting one frame of data, the data is transferred from the SSiTDR register to the transmit/receive shift register to start the next data transmission. When the TDRE bit is 1, after transmitting the last bit of data, the TEND bit in the SSiSR register becomes 1 (transmission completed). And, if the TEIE bit in the SSiER register is 1 (transmit end interrupt enabled), a transmit end interrupt request (TEI) is generated.


After the data transmission is completed, the SSCKi pin and the  $\overline{\text{SCSi}}$  pin become high. To continue data transmission with the  $\overline{\text{SCSi}}$  pin low, write the data to be transmitted next to the SSiTDR register before the last bit is transmitted.

Note that data cannot be transmitted while the ORER bit in the SSiSR register is 1 (overrun error occurred). Set the ORER bit to 0 before data transmission.


In contrast to synchronous serial communication mode, the  $\overline{\text{SCSi}}$  pin is used in 4-wire serial bus mode. When the serial bus interface is in master mode, the SSOi pin is high-impedance while the output level at the  $\overline{\text{SCSi}}$  pin is high. In slave mode, the SSli pin is high-impedance while the input level at the  $\overline{\text{SCSi}}$  pin is high.

Refer to Figure 23.17 for an example of data transmission procedure.

(A) When the CPHS bit is 0 (change data at odd edges and load data at even edges)



(B) When the CPHS bit is 1 (change data at even edges and load data at odd edges)



CPOS: Bit in the SSiMR register

Note:

- This figure applies under the following conditions:
  - The MSS bit in the SSiCRH register is 1 (master mode).
  - The CPOS bit in the SSiMR register is 0 (high when clock is stopped).
  - The MLS bit in the SSiMR register is 0 (MSB first).
  - Bits BC3 to BC0 are 1000b (8-bit length).
  - The CSOS bit in the SSiMR2 is 1 (SCSi pin is N-channel open drain output).

**Figure 23.22 Transmit Operation Example in 4-wire Serial Bus Mode (i = 0 to 2)**

### 23.1.7.3 Data Reception

Figure 23.23 shows an example of receive operation in 4-wire serial bus mode. During data reception, the serial bus interface operates as described below.

When operating in master mode, an internally generated clock as a transmit/receive clock is output from the SCKi pin. When operating in slave mode, the transmit/receive clock is a clock input from the SCKi pin while the  $\overline{CSi}$  pin is low. In both cases, receive data is input synchronized with the transmit/receive clock.

In master mode, a dummy read of the SSiRDR register evokes the receive clock output to start data reception. Note that the TE bit in the SSiER register should be set to 0 before performing the dummy read to exit transmit mode.


When the specified data length is received, the RDRF bit in the SSiSR register becomes 1 (received data left in the SSiRDR register) and the received data is stored into the SSiRDR register. And, if the RIE bit in the SSiER register is 1 (receive data register full interrupt/overrun error interrupt enabled), a receive data register full interrupt request (RXI) is generated. When the SSiRDR register is read, the RDRF bit automatically becomes 0 (no data left in the SSiRDR register).

To end the receive data operation in master mode, set the RSSTP bit in the SSiCRH register to 1 (receive operation ended after receiving the current frame) before reading the data of the second to last frame from the SSiRDR register. Then the transmit/receive clock stops when the last frame is received. When the clock stops, set the RE bit in the SSiER register to 0 (reception disabled) and the RSSTP bit to 0 (receive operation continued after receiving the current frame) and read the data of the last frame. Note that if the SSiRDR register is read while the RE bit is 1, then the receive clock is output again.


If the last bit of the data is received when the RDRF bit is 1, the ORER bit in the SSiSR register becomes 1 (overrun error occurred), and the receive operation stops. Note that data cannot be received while the ORER bit is 1. Set the ORER bit to 0 before resuming data reception.

Refer to Figure 23.19 for an example of data reception procedure.

(A) When the CPHS bit is 0 (change data at odd edges and load data at even edges)



(B) When the CPHS bit is 1 (change data at even edges and load data at odd edges)



CPOS: Bit in the SSIMR register

Note:

- This figure applies under the following conditions:
  - The MSS bit in the SSICRH register is 1 (master mode).
  - The CPOS bit in the SSIMR register is 0 (high when clock is stopped).
  - The MLS bit in the SSIMR register is 0 (MSB first).
  - Bits BC3 to BC0 in the SSIMR register is 1000b (8-bit length).
  - The CSOS bit in the SSIMR2 register is 1 (SCSi is N-channel open drain output).

**Figure 23.23 Receive Operation Example in 4-wire Serial Bus Mode (i = 0 to 2)**

### 23.1.7.4 $\overline{\text{SCSi}}$ Pin Control and Arbitration

In 4-wire serial bus mode, when bits CSS1 and CSS0 are set to 10b (functions as  $\overline{\text{SCSi}}$  output pin), and the MSS bit in the SSICRH register is 1 (master mode), then arbitration is performed by monitoring the  $\overline{\text{SCSi}}$  pin before starting serial data transmission. When the serial bus interface detects that the synchronized internal  $\overline{\text{SCSi}}$  signal level drops to low before data transmission, the CE bit in the SSISR register becomes 1 (conflict error occurred) and the MSS bit automatically becomes 0 (slave mode). Figure 23.24 shows the arbitration timing.

Note that the serial bus interface can no longer continue transmitting while the CE bit is 1. To start data transmission, confirm the CE bit is 1 and then set it to 0 (no conflict error).




Figure 23.24 Arbitration Timing (i = 0 to 2)

## 23.2 Note on Serial Bus Interface

### 23.2.1 Note on Synchronous Serial Communication Mode and 4-wire Serial Bus Mode

#### 23.2.1.1 Accessing SBI Associated Registers

To read the SBI associated registers (44F06h to 44F2Fh), insert at least three instructions after writing to the registers.

- An example of inserting at least three instructions

```
Program example    MOV.B  #00h, 44F0Bh ; Set the SS0ER register to 00h.
                   NOP
                   NOP
                   NOP
                   MOV.B  44F0Bh, R0L
```

## 24. LIN Module

The R32C/152 Group implements local interconnect network (LIN) modules, compliant with LIN Protocol Specification Revisions 1.3, 2.0, and 2.1, which transmit and receive frames, and judge errors automatically. Each module incorporates four channels of master controllers.


Table 24.1 lists the LIN module specifications and Figure 24.1 shows the LIN module block diagram.

**Table 24.1 LIN Module Specifications**

Item	Specification
Protocols	LIN Protocol Specification Revisions 1.3, 2.0, and 2.1
Modules	2
Channels	8 (LIN master)
Variable frame composition	Transmit break length: 13 to 28 Tbit Transmit break delimiter length: 1 to 4 Tbit Interbyte space (Header): 0 to 7 Tbit (space between Sync field and ID field) <sup>(1)</sup> Response space: 0 to 7 Tbit <sup>(1)</sup> Interbyte space: 0 to 3 Tbit (space between bytes in response space)
Checksum	Classic checksum or enhanced checksum selectable (changeable at each channel and each frame)
Data byte(s) in response field	Variable from 0 to 8
Frame transmission modes	Non-frame separate mode or frame separate mode selectable; the former mode transmits a header and response by a single start command and the latter separately transmits them by respective start command
Wake-up transmission/reception	Available in LIN wake-up mode <ul style="list-style-type: none"> <li>• Wake-up transmission (1 to 16 Tbit)</li> <li>• Wake-up reception <ul style="list-style-type: none"> <li>• Input signal low time count (0.5 to 15.5 Tbit)</li> <li>• Input signal low detection</li> </ul> </li> </ul>
Operational status	<ul style="list-style-type: none"> <li>• Frame/wake-up transmit completion</li> <li>• Frame/wake-up receive completion</li> <li>• Data 1 receive completion</li> <li>• Input signal low detection</li> <li>• Error detection</li> <li>• Operating mode</li> </ul>
Error status	<ul style="list-style-type: none"> <li>• Bit error</li> <li>• Checksum error</li> <li>• Frame timeout error</li> <li>• Physical bus error</li> <li>• Framing error</li> <li>• Overrun error</li> </ul> <p>Excluding the checksum error, these errors are detection enable or detection disable selectable</p>
Baud rates	The baud rate generator can generate the baud rates in the LIN specifications (each channel can be selected separately)

Note:

1. The interbyte space (Header) has the same value as the response space since both spaces are set in the same register.



**Figure 24.1 LIN Module Block Diagram**

- LIN<sub>i</sub>\_jOUT, LIN<sub>i</sub>\_jIN (i = 0, 1; j = 0 to 3): LIN I/O pins
- Baud rate generator: Generates a communication clock for LIN
- LIN<sub>i</sub> common registers: Common registers for the LIN modules
- LIN<sub>i</sub> channel j dedicated registers:
  - A set of dedicated registers for each channel. Each set of registers can be used by switching the register window using the LiCW register.
- Interrupt control circuit:
  - Controls the interrupt requests (LIN<sub>i</sub>\_j interrupt and LIN<sub>i</sub> low detection interrupt) generated by the LIN modules



## 24.1 LIN Module Associated Registers

The LIN module has two types of registers: LIN module common registers and LIN channel dedicated registers.

The latter compose up to four register banks for channels 0 to 3, of which an appropriate register bank is selected by switching a channel to be shown on the window. The number of channels per module depends on total channels incorporated.

### 24.1.1 LIN<sub>i</sub> Common Registers (i = 0, 1)

- LIN<sub>i</sub> channel window select/input signal low detection status register (LiCW register)  
This register is to select a channel and monitor the status of input signal low detection of each channel.
- LIN<sub>i</sub> baud rate generator control register (LiBRG register)  
This register is to select a count source for the baud rate generator and f<sub>LN</sub> clock source. Refer to 24.4 “Baud Rate Generator” for details.
- LIN<sub>i</sub> baud rate prescaler k (LiBRPk register) (k = 0, 1)  
This register is to set the division value for the baud rate prescaler to generate a transmit/receive clock with the count source selected by the LiBRG register.

### 24.1.2 LIN<sub>i</sub> Channel Dedicated Registers (i = 0, 1)

Select a channel by setting bits CWS1 and CWS0 in the LiCW register. Each LIN channel dedicated register of the selected channel can be set via the following registers:

- LIN<sub>i</sub> mode register 0 (LiMD0 register)  
This register is used for the initial setting of LIN module including mode selections and interrupt enable settings.
- LIN<sub>i</sub> mode register 1 (LiMD1 register)  
This register is used for the initial setting of LIN module including system clock selection and error detection enable settings.
- LIN<sub>i</sub> wake-up setting register (LiWUP register)  
This register sets the low time pulse width of wake-up transmission and reception.
- LIN<sub>i</sub> break field setting register (LiBRK register)  
This register sets the transmit break length and transmit break delimiter length in break field.
- LIN<sub>i</sub> space setting register (LiSPC register)  
This register sets each space width required for transmission.
- LIN<sub>i</sub> response field setting register (LiRFC register)  
This register sets the number of communication data bytes, the transmit/receive direction, and a checksum model.
- LIN<sub>i</sub> ID buffer register (LiIDB register)  
This register sets the transmission ID and ID parity bits.
- LIN<sub>i</sub> status control register (LiSC register)  
This register changes the LIN operating mode.
- LIN<sub>i</sub> transmission control register (LiTC register)  
This register sets to start the frame/wake-up transmission and response field transmission.
- LIN<sub>i</sub> status register (LiST register)  
This register monitors the status including frame/wake-up transmit completion, frame/wake-up receive completion, Data 1 receive completion, input signal low detection, error detection, and operating mode.
- LIN<sub>i</sub> error status register (LiEST register)  
This register monitors error status caused by bit, checksum, physical bus, frame timeout, framing, and overrun errors).
- LIN<sub>i</sub> data n buffer register (LiDBn register) (n = 1 to 8)  
This register, commonly used as transmission and reception data buffer, sets data to be transmitted and to read received data.

### 24.1.3 Register Window and Channel Switching

The LIN channel dedicated registers, which are not directly mapped on the memory map of the CPU, are accessed via a register window. The register windows for module 0 and module 1 are mapped at addresses 44E04h to 44E17h and 44E24h to 44E37h, respectively.

According to the setting of bits CWS1 and CWS0 in the LiCW register ( $i = 0, 1$ ), the LIN channel dedicated registers of the corresponding channel are collectively mapped on the register window.

Figure 24.2 shows the block diagram of the register window.






Figure 24.2 Register Window ( $i = 0, 1$ )



Figures 24.3 to 24.18 show LIN module associated registers.




**Figure 24.3 Registers L0CW and L1CW**




**Figure 24.4 Registers L0BRG and L1BRG**


**Figure 24.5 Registers L0BRP0 and L1BRP0****Figure 24.6 Registers L0BRP1 and L1BRP1**




**Figure 24.7 Registers L0MD0 and L1MD0**



**Figure 24.8 Registers L0MD1 and L1MD1**




**Figure 24.9 Registers L0WUP and L1WUP**




**Figure 24.10 Registers L0BRK and L1BRK**





**Figure 24.11 Registers L0SPC and L1SPC**



**Figure 24.12 Registers L0RFC and L1RFC**




Figure 24.13 Registers L0IDB and L1IDB




Figure 24.14 Registers L0SC and L1SC




Figure 24.15 Registers L0TC and L1TC






Figure 24.16 Registers L0ST and L1ST



**Figure 24.17 Registers L0EST and L1EST**



**Figure 24.18 Registers L0DB1 to L0DB8 and L1DB1 to L1DB8**

## 24.2 Operating Modes

The LIN modules have the following three operating modes:

- LIN reset mode
- LIN operating mode
- LIN wake-up mode

Entering operation modes is controlled for each channel. When all channels are in LIN reset mode, power consumption is reduced since the clock is not provided to the LIN modules. Figure 24.19 shows the transition processes between LIN operating modes and Table 24.2 lists functions available in each mode.




Figure 24.19 LIN Operating Mode Transition (i = 0, 1)

Table 24.2 Functions Available in Each Operating Mode

LIN Reset Mode	LIN Operating Mode	LIN Wake-up Mode
Input signal low detection	Header transmission Response transmission Response reception Error detection Input signal low detection	Wake-up transmission Wake-up reception Error detection Input signal low detection

Read bits OMM1 and OMM0 in the LiST register (i = 0, 1) of the corresponding channel to verify that the LIN module has entered each operating mode.

Note that bits OM1 and OM0 and bits OMM1 and OMM0 are allocated differently in each operating mode.

### 24.2.1 LIN Reset Mode

When bits OM1 and OM0 in the LiSC register ( $i = 0, 1$ ) of the corresponding channel are set to 00b or 10b, the selected LIN channel enters LIN reset mode, and bits OMM1 and OMM0 in the LiST register become 00b or 01b. In this mode, all LIN functions of the corresponding channel are stopped as well as the clock supply to the LIN module (fLIN) of the channel.

### 24.2.2 LIN Operating Mode

When bits OM1 and OM0 in the LiSC register of the corresponding channel are set to 11b, the selected LIN channel enters LIN operating mode, and bits OMM1 and OMM0 in the LiST register become 11b.

### 24.2.3 LIN Wake-up Mode

When bits OM1 and OM0 in the LiSC register of the corresponding channel are set to 01b, the selected LIN channel enters LIN wake-up mode, and bits OMM1 and OMM0 in the LiST register become 10b.



## 24.3 Operational Overview

### 24.3.1 Header Transmission

Figure 24.20 shows the operation in header transmission and Table 24.3 lists the processing in header transmission.




Figure 24.20 Operation in Header Transmission

Table 24.3 Processing in Header Transmission (i = 0, 1)

	Software Processing	LIN Module Processing
(1)	<ul style="list-style-type: none"> <li>Set a baud rate</li> <li>Set the following bits in the LiMD0 register:                             <ul style="list-style-type: none"> <li>The FTCIE bit to 1 (frame/wake-up transmit completion interrupt enabled);</li> <li>The FRCIE bit to 1 (frame/wake-up receive completion interrupt enabled);</li> <li>The ERRIE bit to 1 (error detection interrupt enabled)</li> </ul> </li> <li>Change the operating mode of the corresponding LIN channel</li> <li>Set the following bits in the LiBRK register:                             <ul style="list-style-type: none"> <li>Bits BLT3 to BLT0 for break low (13 to 28 Tbit);</li> <li>Bits BDT1 and BDT0 for break delimiter (1 to 4 Tbit)</li> </ul> </li> <li>Set the following bits in the LiSPC register:                             <ul style="list-style-type: none"> <li>Bits IBSH2 to IBSH0 for interbyte space (Header)/response space (0 to 7 Tbit);</li> <li>Bits IBS1 and IBS0 for interbyte space (0 to 3 Tbit)</li> </ul> </li> <li>Set the following bits in the LiIDB register:                             <ul style="list-style-type: none"> <li>Bits ID5 to ID0 for ID value;</li> <li>Bits IDP1 and IDP0 for parity value</li> </ul> </li> <li>Set the following bits in the LiRFC register:                             <ul style="list-style-type: none"> <li>Bits RFDL3 to FRDL0 for data length;</li> <li>The RFT bit for response transmit/receive direction</li> <li>The CSM bit for checksum model</li> </ul> </li> <li>Set the transmit data</li> </ul>	Wait for frame/wake-up transmission start by software (idle)
(2)	<ul style="list-style-type: none"> <li>Set the FTS bit in the LiTC register to 1 (frame/wake-up transmission started)</li> </ul>	Transmit break
(3)	<ul style="list-style-type: none"> <li>Wait for an interrupt request to be generated</li> </ul>	Transmit break delimiter
(4)		Transmit Sync field (55h)
(5)		Transmit interbyte space (Header)
(6)		Transmit ID field
(7)		Transmit response space

### 24.3.2 Response Transmission

Figure 24.21 shows the operation in response transmission and Table 24.4 lists the processing in response transmission.




Figure 24.21 Operation in Response Transmission

Table 24.4 Processing in Response Transmission (i = 0, 1)

	Software Processing	LIN Module Processing
(1)	<ul style="list-style-type: none"> <li>In frame separate mode Set the RTS bit in the LiTC register to 1 (response transmission started)</li> <li>In non-frame separate mode Wait for an interrupt request to be generated</li> </ul>	<ul style="list-style-type: none"> <li>In frame separate mode Transmit response space while waiting for response transmission enabled</li> <li>In non-frame separate mode Go to (2) if the response space transmission is completed</li> </ul>
(2)	Wait for an interrupt request to be generated	Transmit Data 1
(3)		Transmit interbyte space
(4)		Transmit Data 2, then the next interbyte space Transmit Data 3, then the next interbyte space (Repeat this process for the data length specified in bits RFDL3 to RFDL0 in the LiRFC register. Go to (6) if an error occurs.)
(5)		Transmit checksum
(6)		<ul style="list-style-type: none"> <li>Set frame/wake-up transmit completion flag or error flag</li> <li>Set the following bits in the LiTC register: The FTS bit to 0 (frame/wake-up transmission stopped); The RTS bit to 0 (response transmission stopped)</li> </ul>
(7)	<ul style="list-style-type: none"> <li>Processing after communication Check the LiST register and set flags to 0</li> </ul>	Idle

### 24.3.3 Response Reception

Figure 24.22 shows the operation in response reception and Table 24.5 lists the processing in response reception.




Figure 24.22 Operation in Response Reception

Table 24.5 Processing in Response Reception (i = 0, 1)

	Software Processing	LIN Module Processing
(1)	Wait for an interrupt request to be generated (without processing)	Wait for a start bit to be detected
(2)	Wait for an interrupt request to be generated	Receive Data 1 due to start bit detection
(3)		• Set Data 1 receive completion flag
(4)		Receive Data 2 due to start bit detection Receive Data 3 due to start bit detection (Repeat this process for the data length specified in bits RFDL3 to RFDL0 in the LiRFC register. Abort the reception and go to (5) if an error occurs. Checksum judgement is not performed in this case.) : : Receive checksum due to start bit detection
(5)		• Judge the checksum • Set frame receive completion flag or error flag • Set the FTS bit in the LiTC register to 0 (frame/wake-up transmission stopped)
(6)	Processing after communication Check the LiST register and set flags to 0	Idle

## 24.4 Baud Rate Generator

The LIN module system clock (fLIN) is generated by peripheral clock divided by the baud rate generator. The fLIN divided by 8 or 16 is used as the bit rate. The reciprocal of the bit rate is called bit time and expressed as "Tbit".

When the BTD bit in the LiMD0 register (i = 0, 1) is 0 (1 Tbit is generated by 8 fLIN), the FLNS bit in registers LiBRG and LiBRP0 should be set so that fLn is 153600 Hz (19200 bps × 8). Therefore,

$$fLn = 19200 \text{ bps} \times 8 \text{ [Hz]}$$

$$fLn2 = 9600 \text{ bps} \times 8 \text{ [Hz]}$$

$$fLn8 = 2400 \text{ bps} \times 8 \text{ [Hz]}$$

Then they are divided by 8 in the bit timing generator, which results in 19200 bps, 9600 bps, and 2400 bps, respectively. The baud rate of 10417 bps is generated by the bit setting in the LiBRP1 register.

When the BTD bit is 1 (1 Tbit is generated by 16 fLIN), the FLNS bit in registers LiBRG and LiBRP0 should be set so fLn is 307200 Hz (= 19200 bps × 16).

Figure 24.23 shows the block diagram of baud rate generation.




Figure 24.23 Baud Rate Generation Block Diagram (i = 0, 1)

Tables 24.6 and 24.7 list the baud rates (19200, 9600, 2400, and 10417 bps) generated by the peripheral clock frequency, and their errors.

**Table 24.6 Baud Rate Generation Example (for 19200, 9600, and 2400 bps)**

Peripheral Clock	Divide-by- (n + 1)	BRP0 Output	Bit Times	fLn [19200 bps] (unit: bps)	fL2n [9600 bps] (unit: bps)	fL8n [2400 bps] (unit: bps)	Error (unit: %)
32 MHz	104	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
30 MHz	98	No division/ divide-by-2	16 fLIN/ 8 fLIN	19132.65	9566.33	2391.58	-0.35
24 MHz	78	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
20 MHz	65	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
16 MHz	52	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
12 MHz	39	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
10 MHz	65	No division <sup>(1)</sup>	8 fLIN	19230.77	9615.38	2403.85	+0.16
8 MHz	26	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
4 MHz	13	No division/ divide-by-2	16 fLIN/ 8 fLIN	19230.77	9615.38	2403.85	+0.16
2 MHz	13	No division <sup>(1)</sup>	8 fLIN	19230.77	9615.38	2403.85	+0.16

Note:

1. An error does not fulfill the LIN protocol specification ( $\pm 0.5\%$ ) if the BRP0 clock is divided by 2.

**Table 24.7 Baud Rate Generation Example for 10417 bps**

Peripheral Clock	Divide-by- (m + 1)	Bit Times	fLIN	Baud Rate [10417 bps] (unit: bps)	Error (unit:%)
32 MHz	48 / 96	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
30 MHz	45 / 90	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
24 MHz	36 / 72	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
20 MHz	30 / 60	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
16 MHz	24 / 48	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
12 MHz	18 / 36	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
10 MHz	15 / 30	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
8 MHz	12 / 24	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
4 MHz	6 / 12	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003
2 MHz	3 / 6	8 fLIN / 16 fLIN	fLm8 / fLm2	10416.67	-0.003

## 24.5 Data Transmission and Reception

### 24.5.1 Data Transmission

The LIN module transmits 1-bit data per Tbit.

The transmitted data returns to the input pin for data reception via the LIN transceiver. Then the received data is compared to the transmitted data and the result is stored in the BER bit in the LiEST register ( $i = 0, 1$ ) (refer to 24.10 “Error Status” for details). The timing to compare the received data is at the fifth clock when the BTD bit in the LiMD0 register is 0 (1 Tbit is generated by 8 fLIN), and at the 13th clock when the BTD bit is 1 (1 Tbit is generated by 16 fLIN).

Figure 24.24 shows data transmission timing.




Figure 24.24 Data Transmission Timing ( $i = 0, 1; j = 0$  to 3)

### 24.5.2 Data Reception

Data reception in the LIN module requires an internal signal generated from the input signal at the LIN<sub>i</sub>\_jIN (*i* = 0, 1; *j* = 0 to 3) pin by a double-latch clocking scheme.

The byte field of this internal signal, called the synchronized LIN<sub>i</sub>\_jIN, is synchronized with fLIN at the falling edge of the start bit. The synchronized LIN<sub>i</sub>\_jIN signal is sampled again 0.5 Tbit after a falling edge is detected, and if the signal is low, it is verified as the start bit. It is not verified as the start bit if the LIN<sub>i</sub>\_jIN signal has been low after a reset is released or high is detected on sampling.

Once the start bit is detected, data bits are sampled every Tbit.

Figure 24.25 shows the data reception timing.




Figure 24.25 Data Reception Timing (*i* = 0, 1; *j* = 0 to 3)



## 24.6 Buffer Processing of Transmit/Receive Data

This section describes buffer processing when the LIN module is continuously transmitting and receiving data.

### 24.6.1 Transmission of LIN Frame

In 8-byte transmission, the values stored in registers LiDB1 to LiDB8 ( $i = 0, 1$ ) of each channel are transmitted in order to Data 1 to Data 8 of the LIN frame.

In 4-byte transmission, the values stored in registers LiDB1 to LiDB4 are transmitted to Data 1 to Data 4 of the LIN frame, and the values stored in registers LiDB5 to LiDB8 are not transmitted.

Figure 24.26 shows the processing of LIN transmission and buffer.




Figure 24.26 Processing of LIN Transmission and Buffer ( $i = 0, 1; j = 0$  to  $3$ )

## 24.6.2 Reception of LIN Frame

In 8-byte reception, the values of Data 1 to Data 8 of the LIN frame are stored in registers LiDB1 to LiDB8 ( $i = 0, 1$ ) of each channel in order at every completion of stop bit reception. In 4-byte reception, the values of Data 1 to Data 4 of the LIN frame are stored in registers LiDB1 to LiDB4 respectively, and no bits are stored in registers LiDB5 to LiDB8.

Figure 24.27 shows the processing of LIN reception and buffer.




Figure 24.27 Processing of LIN Reception and Buffer ( $i = 0, 1$ ;  $j = 0$  to 3)

## 24.7 Wake-up Transmission and Reception

Wake-up transmission and reception can be used in LIN wake-up mode.

### 24.7.1 Wake-up Transmission

#### 24.7.1.1 Operation of Wake-up Transmission

In LIN wake-up mode, when the FTS bit in the LiTC register ( $i = 0, 1$ ) is set to 1 (frame/wake-up transmission started), the wake-up signal is output at the output pin of the selected channel. Low time pulse width of the wake-up signal is set by bits WUTL3 to WUTL0 in the LiWUP register.

When low of wake-up is output without any bit error detected, the FTC bit in the LiST register becomes 1 (frame/wake-up transmission completed). When the FTCIE bit in the LiMD0 register is 1 (frame/wake-up transmit completion interrupt enabled), an interrupt request is generated.

When a bit error is detected, the operation is aborted and the BER bit in the LiEST register becomes 1 (bit error is detected).

Figure 24.28 shows the wake-up transmission timing.




Figure 24.28 Wake-up Transmission Timing ( $i = 0, 1$ ;  $j = 0$  to  $3$ )

#### 24.7.1.2 Wake-up Collision

When the master and slave transmit wake-up signals simultaneously, a signal collision occurs on the LIN bus. However, no collision of the wake-up signals is detected in the LIN module.

Even if the LIN bus is fixed low, it is not recognized as a wake-up signal: the input signal low time count does not function unless a recessive (high) is detected once after the wake-up signals are transmitted.

## 24.7.2 Wake-up Reception

### 24.7.2.1 Wake-up Reception Operation


A wake-up is detected by either of the following functions: input signal low time count or input signal low detection. The input signal low time count is available in LIN wake-up mode and the input signal low detection is available in all LIN operating modes.

The input signal low time count measures the low time of an input signal at the LIN<sub>i</sub>\_jIN pin ( $i = 0, 1; j = 0$  to 3) by counting at the same sampling timing as that of data reception. When the counted low time reaches the value set with bits WURL3 to WURL0 in the LiWUP register, the FRC bit in the LiST register becomes 1 (frame/wake-up reception completed). When the FRCIE bit in the LiMD0 register is 1 (frame/wake-up receive completion interrupt enabled), an interrupt request is generated.

On the other hand, the input signal low detection is to asynchronously detect the falling edge of the input signal at the LIN<sub>i</sub>\_jIN pin. While the LDE bit in the LiMD0 register is 1 (input signal low detection enabled), the LD bit in the LiST register becomes 1 (input signal low detected) when the falling edge is detected, and an interrupt request is generated.

Figure 24.29 shows an example of the wake-up detection.

When the bit rate is 19200 bps (1 Tbit = 52  $\mu$ s) and the pulse width is 3.5 Tbit (bits WURL3 to WURL0 is 0011b), the low time pulse over 182  $\mu$ s (= 52  $\mu$ s  $\times$  3.5) is recognized as the wake-up signal.



**Figure 24.29** Wake-up Detection ( $i = 0, 1; j = 0$  to 3)

The input signal low time count is not available during the wake-up transmission processing, however, the input signal low detection is. If the FTS bit in the LiTC register is set to 1 (start frame/wake-up transmission) while a wake-up reception is being counted, the reception processing is aborted to perform the wake-up transmission.

## 24.8 Low Power Mode Control Using Input Signal Low Detection

The input signal low detection can be used as the interrupt to exit wait mode or stop mode.

Figure 24.30 shows a setting example before entering wait mode. Refer to 7.7.2 “Wait Mode” and 7.7.3 “Stop Mode” for details on entering wait or stop mode.




Figure 24.30 Example of Setting Before Transition to Wait Mode (i = 0, 1)

## 24.9 Operational Status

The LIN module detects six types of operational statuses.

Statuses that can generate an interrupt request are: frame/wake-up transmit completion, frame/wake-up receive completion, input signal low detection, and error detection.

Table 24.8 lists the types of operational statuses.

**Table 24.8 Operational Statuses (i = 0, 1; j = 0 to 3)**

Operational Status	Detecting Condition	Detectable Operating Modes	Corresponding Bits in the LiST Register
Frame/wake-up transmit completion	When a response frame transmission has been successfully completed in the bit setting as follows: RFT bit in the LiRFC register is 1 (transmission selected)	LIN operating mode	FTC
	When a wake-up transmission has been successfully completed	LIN wake-up mode	
Frame/wake-up receive completion	When a response frame reception has been successfully completed in the bit setting as follows: RFT bit in the LiRFC register is 0 (reception selected)	LIN operating mode	FRC
	When the low time of the input signal reaches the setting value of bits WURL3 to WURL0 in the LiWUP register	LIN wake-up mode	
Input signal low detection	When the falling edge of the input signal at the LINi_jIN pin is detected with the setting of the LDE bit in the LiMD0 register to 1 (input signal low detection enabled), or when setting the LDE bit to 1 while the LINi_jIN pin is low	All LIN modes	LD
Error detection	When any bit from 0 to 5 in the LiEST register becomes 1 (error detected)	LIN operating mode LIN wake-up mode	ERR
Operating mode	When LIN module has entered the operating mode which was set by bits OM1 and OM0 in the LiSC register	All LIN modes	OMM1 and OMM0
Data 1 receive completion	When the reception of the first byte of a response frame has been completed in the bit setting as follows: RFT bit in the LiRFC register is 0 (reception selected) <sup>(1)</sup>	LIN operating mode	D1RC

Note:

1. This status is detected except when bits RFDL3 to RFDL0 in the LiRFC register are 0000b (0 bytes + checksum).

## 24.10 Error Status

### 24.10.1 Error Status Types

The LIN module detects six types of error statuses. These error statuses can be checked by bits 0 to 5 in the LiEST register ( $i = 0, 1$ ).

Table 24.9 lists the types of error statuses.

**Table 24.9 Error Statuses ( $i = 0, 1$ )**

Error Status	Error Detecting Condition	Error Detectable Operating Mode	Communication Processing	Detection Enabled/ Disabled	Corresponding Bit in the LiEST Register
Bit error	When the transmitted data does not match with that on the LIN bus monitored by the pin for reception	LIN operating mode LIN wake-up mode	Abort <sup>(1)</sup>	Selectable	BER
Physical bus error	When LIN bus has already become low just before the break field is transmitted or when it is detected that LIN bus is being fixed to high	LIN operating mode LIN wake-up mode	Abort	Selectable	PBER
Checksum error	When the checksum judgement of the response frame reception processing results in an error	LIN operating mode	—	Not selectable	CSER
Frame timeout error	When the transmit/receive operation is not completed within a specified period of time <sup>(2)</sup>	LIN operating mode	Abort	Selectable	FTER
Framing error	When the stop bit of each data byte is low in response frame reception processing	LIN operating mode	Abort	Selectable	FER
Overrun error	When the first data byte of the next response frame is received while the FRC bit in the LiST register is 1 (frame reception successfully completed)	LIN operating mode	Abort	Selectable	OER

Notes:

- When a bit error is detected, the processing is aborted after the stop bit is transmitted. If it is detected in a non-data space, such as an interbyte space, the transmission processing is aborted after a check in that space is completed. During wake-up transmission, the wake-up transmission is aborted immediately after the error bit is transmitted.
- The period of time (as time out value) depends on the response field data length set by bits RFDL3 to RFDL0 in the LiRFC register as follows:

$$\text{Time out value} = 50 + (\text{data bytes} + 1) \times 14 \quad [\text{Tbit}]$$

The above period of time will exceed the value of  $T_{\text{FRAME\_MAX}} \{((10 \times \text{data bytes} + 44) + 1) \times 1.4\}$  shown in LIN Specification Package Revision 1.3.

## 24.10.2 LIN Error Detection Targets

Figure 24.31 shows the area which the LIN module monitors for error detection.




Figure 24.31 LIN Error Detection Targets ( $i = 0, 1; j = 0$  to 3)



## 24.11 LIN Interrupts

The LIN module generates the LIN<sub>i</sub><sub>j</sub> interrupt ( $i = 0, 1; j = 0$  to 3) and LIN<sub>i</sub> low detection interrupt.

Each channel has four interrupt sources: frame/wake-up transmit completion, frame/wake-up receive completion, error detection, and input signal low detection.

Interrupt requests by the frame/wake-up transmit completion, frame/wake-up receive completion, and error detection interrupt sources are aggregated in each channel by logical OR as an interrupt request "LIN<sub>i</sub><sub>j</sub> interrupt". The input signal low detection interrupt of each channel, on the other hand, is aggregated in each module by logical OR as a LIN<sub>i</sub> low detection interrupt request.

The respective interrupt request is output when the corresponding flag in the LiST register becomes 1 while the corresponding bit in the LiMD0 register is 1 (interrupt enabled). No new interrupt request is generated by the other sources if any of them is 1 since multiple interrupt sources are aggregated.

Figures 24.32 and 24.33 show the block diagram of the LIN<sub>i</sub><sub>j</sub> interrupt and the LIN<sub>i</sub> low detection interrupt, respectively.





Figure 24.32 LIN<sub>i</sub><sub>j</sub> Interrupt Block Diagram ( $i = 0, 1; j = 0$  to 3)



**Figure 24.33 LINi Low Detection Interrupt Block Diagram (i = 0, 1)**

## 25. CAN Module

The R32C/152 Group implements three channels (CAN0 to CAN2) of the Controller Area Network (CAN) module that complies with the ISO 11898-1 standard. The CAN module transmits and receives both formats of messages, namely the standard identifier (11 bits) (identifier hereafter referred to as ID) and extended ID (29 bits).

Tables 25.1 and 25.2 list the CAN module specifications, and Figure 25.1 shows the CAN module block diagram.


Connect the CAN bus transceiver externally.

**Table 25.1 CAN Module Specifications (1/2)**

Item	Specification
Protocol	ISO 11898-1 compliant
Bit rate	Maximum 1 Mbps
Message boxes	32 mailboxes: Two selectable mailbox modes: • Normal mailbox mode All 32 mailboxes can be individually configured for transmission or reception • FIFO mailbox mode: 24 mailboxes can be individually configured for transmission or reception. 4 of the remaining mailboxes can be configured for transmit FIFO and the other 4 mailboxes for receive FIFO
Reception	<ul style="list-style-type: none"> <li>• Data frames and remote frames can be received</li> <li>• Selectable receiving ID format (standard ID only, extended ID only, or both IDs)</li> <li>• Programmable one-shot reception function</li> <li>• Selectable overwrite mode (message overwritten) or overrun mode (message discarded)</li> <li>• The reception complete interrupt can be enabled or disabled for each mailbox</li> </ul>
Acceptance filtering	8 acceptance masks: 1 mask for every 4 mailboxes The mask can be enabled or disabled for each mailbox
Transmission	<ul style="list-style-type: none"> <li>• Data frames and remote frames can be transmitted</li> <li>• Selectable transmitting ID format (standard ID only, extended ID only, or both IDs)</li> <li>• Programmable one-shot transmission function</li> <li>• Selectable ID priority transmit mode or mailbox number priority transmit mode</li> <li>• Transmission request can be aborted (A completed abort operation can be confirmed with a flag)</li> <li>• The transmission complete interrupt can be enabled or disabled for each mailbox</li> </ul>
Mode transition for bus-off recovery	Mode transition for recovering from the bus-off state can be selected: <ul style="list-style-type: none"> <li>• ISO 11898-1 compliant</li> <li>• Automatic entry to CAN halt mode at bus-off entry</li> <li>• Automatic entry to CAN halt mode at bus-off end</li> <li>• Entry to CAN halt mode by a program</li> <li>• Transition to the error-active state by a program</li> </ul>

**Table 25.2 CAN Module Specifications (2/2)**

Item	Specification
Error status monitoring	<ul style="list-style-type: none"> <li>• CAN bus errors (stuff error, form error, ACK error, CRC error, bit error, and ACK delimiter error) can be monitored</li> <li>• Transition to error states can be detected (error-warning, error-passive, bus-off entry, and bus-off recovery)</li> <li>• The error counters can be read</li> </ul>
Time stamp function	<p>Time stamp function using a 16-bit counter</p> <p>The reference clock can be selected among 1, 2, 4, and 8 bit times</p>
Interrupt sources	<p>6 types:</p> <ul style="list-style-type: none"> <li>• Reception complete</li> <li>• Transmission complete</li> <li>• Receive FIFO</li> <li>• Transmit FIFO</li> <li>• Error</li> <li>• Wake-up</li> </ul>
CAN sleep mode	Current consumption can be reduced by stopping the CAN clock
Software support units	<p>3 software support units:</p> <ul style="list-style-type: none"> <li>• Acceptance filter support</li> <li>• Mailbox search support (receive mailbox search, transmit mailbox search, and message lost search)</li> <li>• Channel search support</li> </ul>
CAN clock source	Peripheral bus clock or main clock selectable
Test modes	<p>3 test modes available for user evaluation:</p> <ul style="list-style-type: none"> <li>• Listen only mode</li> <li>• Self test mode 0 (external loop back)</li> <li>• Self test mode 1 (internal loop back)</li> </ul>




**Figure 25.1 CAN Module Block Diagram (i = 0 to 2)**

- CANiIN/CANiOUT (i = 0 to 2): CAN I/O pins
- Protocol controller: Handles CAN protocol processing such as bus arbitration, bit timing at transmission and reception, stuffing, error handling, etc.
- Message box: Consists of 32 mailboxes which can be individually configured as either a transmit or receive mailbox. Each mailbox has its own ID, data length code, an 8-byte data field, and a time stamp.
- Acceptance filter: Filters received messages. Registers CiMKR0 to CiMKR7 are used for the filtering process.
- Timer: Used for the time stamp function. The timer value when storing a message into a mailbox is written as the time stamp value.
- Wake-up function: Generates a CANi wake-up interrupt request when a message is detected on the CAN bus.
- Interrupt generator: Generates the following five types of interrupts:
  - CANi reception complete interrupt
  - CANi transmission complete interrupt
  - CANi receive FIFO interrupt
  - CANi transmit FIFO interrupt
  - CANi error interrupt
- CAN SFRs: CAN-associated registers. Refer to 25.1 “CAN SFRs” for details.

## 25.1 CAN SFRs

CAN-associated registers are shown in Figures 25.2 to 25.11, 25.13, 25.14, 25.16 to 25.20, 25.22, and 25.24 to 25.30.

### 25.1.1 CAN<sub>i</sub> Control Register (CiCTLR) (i = 0 to 2)



**Figure 25.2 Registers C0CTLR to C2CTLR**

### 25.1.1.1 CANM Bit

Set the CANM bit to select one of the following modes for the CAN module: CAN operation mode, CAN reset mode, or CAN halt mode. Refer to 25.2 “Operating Modes” for details.

Set the SLPM bit to 1 to select CAN sleep mode.

Do not set the CANM bit to 11b.

When the CAN module enters CAN halt mode according to the setting of the BOM bit, the CANM bit automatically becomes 10b.

### 25.1.1.2 SLPM Bit

When the SLPM bit is set to 1, the CAN module enters CAN sleep mode.

When this bit is set to 0, the CAN module exits CAN sleep mode.

Refer to 25.2 “Operating Modes” for details.

### 25.1.1.3 BOM Bit

Set the BOM bit to select bus-off recovery mode.

When the BOM bit is 00b, the recovery from bus-off is ISO 11898-1 compliant, i.e. the CAN module reenters CAN communication (error-active state) after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off.

When the BOM bit is 01b, as soon as the CAN module enters the bus-off state, the CANM bit in the CiCTLR register becomes 10b (CAN halt mode) and the CAN module enters CAN halt mode (i = 0 to 2). No bus-off recovery interrupt request is generated when recovering from bus-off and registers CiTECR and CiRECR become 00h.

When the BOM bit is 10b, the CANM bit becomes 10b as soon as the CAN module enters the bus-off state. The CAN module enters CAN halt mode after recovering from the bus-off state, i.e. after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off and registers CiTECR and CiRECR become 00h.

When the BOM bit is 11b, the CAN module enters CAN halt mode by setting the CANM bit to 10b while the CAN module is still in the bus-off state. No bus-off recovery interrupt request is generated when recovering from bus-off and registers CiTECR and CiRECR become 00h. However, if the CAN module recovers from bus-off after detecting 11 consecutive recessive bits 128 times before the CANM bit is set to 10b, a bus-off recovery interrupt request is generated.

If the CPU requests an entry to CAN reset mode at the same time as the CAN module attempts to enter CAN halt mode (at bus-off entry when the BOM bit is 01b, or at bus-off end when the BOM bit is 10b), then the CPU request to enter CAN reset mode has higher priority.

### 25.1.1.4 RBOC Bit

When the RBOC bit is set to 1 (forced recovery from bus-off) in the bus-off state, the CAN module forcibly recovers from the bus-off state. This bit automatically becomes 0. The error state changes from bus-off to error-active.

When the RBOC bit is set to 1, registers CiRECR and CiTECR become 00h and the BOST bit in the CiSTR register becomes 0 (CAN module is not in bus-off state). The other registers do not change. No bus-off recovery interrupt request is generated by recovering from the bus-off state.

Use the RBOC bit only when the BOM bit is 00b (normal mode).



### 25.1.1.5 MBM Bit

When the MBM bit is 0 (normal mailbox mode), mailboxes [0] to [31] are configured as transmit or receive mailboxes.

When this bit is 1 (FIFO mailbox mode), mailboxes [0] to [23] are configured as transmit or receive mailboxes, mailboxes [24] to [27] are configured as transmit FIFO, and mailboxes [28] to [31] are as receive FIFO.

Transmit data is written into mailbox [24] (mailbox [24] is a window mailbox for the transmit FIFO).

Receive data is read from mailbox [28] (mailbox [28] is a window mailbox for the receive FIFO).

Table 25.3 lists the mailbox configuration.

**Table 25.3 Mailbox Configuration**

Mailbox	MBM Bit is 0 (Normal mailbox mode)	MBM Bit is 1 <sup>(1)</sup> (FIFO mailbox mode)
Mailboxes [0] to [23]	Normal mailbox	Normal mailbox
Mailboxes [24] to [27]		Transmit FIFO
Mailboxes [28] to [31]		Receive FIFO

Note:

- When the MBM bit is set to 1, note the following:
  - Transmit FIFO is controlled by the CiTFCR register (i = 0 to 2).  
The CiMCTLj register for mailboxes [24] to [27] is disabled (j = 0 to 31).  
Registers CiMCTL24 to CiMCTL27 cannot be used.
  - Receive FIFO is controlled by the CiRFCR register.  
The CiMCTLj register for mailboxes [28] to [31] is disabled.  
Registers CiMCTL28 to CiMCTL31 cannot be used.
  - Refer to the CiMIER register for the FIFO interrupts.
  - The corresponding bits in the CiMKIVLR register for mailboxes [24] to [31] are disabled. Set 0 to these bits.
  - Transmit/receive FIFOs can be used for both data frames and remote frames.

### 25.1.1.6 IDFM Bit

Set the IDFM bit to specify the ID format.

When this bit is 00b, all mailboxes (including FIFO mailboxes) handle standard IDs only.

When this bit is 01b, all mailboxes (including FIFO mailboxes) handle extended IDs only.

When this bit is 10b, all mailboxes (including FIFO mailboxes) handle both standard IDs and extended IDs. Standard IDs or extended IDs are specified by setting the IDE bit in the corresponding mailbox in normal mailbox mode. In FIFO mailbox mode, the IDE bit in the corresponding mailbox is used for mailboxes [0] to [23], the IDE bit in registers CiFIDCR0 and CiFIDCR1 is used for the receive FIFO, and the IDE bit in mailbox [24] is used for the transmit FIFO.

Do not set 11b to the IDFM bit.

### 25.1.1.7 MLM Bit

Set the MLM bit to specify the operation when a new message is captured in an unread mailbox. Overwrite mode or overrun mode can be selected. All mailboxes (including the receive FIFO) are set to either overwrite mode or overrun mode.

When the MLM bit is 0, all mailboxes are set to overwrite mode and the new message overwrites the old message.

When this bit is 1, all mailboxes are set to overrun mode and the new message is discarded.

### 25.1.1.8 TPM Bit

Set the TPM bit to specify the priority of modes when transmitting messages. ID priority transmit mode or mailbox number priority transmit mode can be selected. All mailboxes are set to either ID priority transmission or mailbox number priority transmission.

When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as specified in the ISO 11898-1 standard. In ID priority transmit mode, mailboxes [0] to [31] (in normal mailbox mode), mailboxes [0] to [23] (in FIFO mailbox mode), and the transmit FIFO are compared with the IDs of mailboxes configured for transmission. If two or more mailbox IDs are the same, the mailbox with the smaller number has higher priority.

Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO is included in the transmission arbitration.

When the TPM bit is 1, mailbox number transmit mode is selected and the transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority than normal mailboxes (mailboxes [0] to [23]).

### 25.1.1.9 TSRC Bit

Set the TSRC bit to reset the time stamp counter.

When this bit is set to 1, the CiTSR register becomes 0000h (i = 0 to 2). It automatically becomes 0.

### 25.1.1.10 TSPS Bit

Set the TSPS bit to select the prescaler for the time stamp.

The reference clock for the time stamp can be selected among 1, 2, 4, and 8 bit times.

## 25.1.2 CAN<sub>i</sub> Clock Select Register (CiCLKR) (i = 0 to 2)




Figure 25.3 Registers C0CLKR to C2CLKR

### 25.1.2.1 CCLKS Bit

When the CCLKS bit is set to 0, the peripheral bus clock generated with the PLL frequency synthesizer is used for the CAN clock source (fCAN).

When this bit is set to 1, the main clock input from the external XIN pin is used for fCAN instead of the PLL frequency synthesizer.

### 25.1.3 CANi Bit Configuration Register (CiBCR) (i = 0 to 2)




Figure 25.4 Registers C0BCR to C2BCR

Refer to 25.3 “CAN Communication Speed Configuration” for the bit timing configuration.

### 25.1.3.1 BRP Bit

The BRP bit sets the frequency of the CAN communication clock (fCANCLK).  
One fCANCLK cycle is measured as Time Quantum (Tq).

### 25.1.3.2 TSEG1 Bit

Set the TSEG1 bit to specify the total length of the propagation time segment (PROP\_SEG) and phase buffer segment 1 (PHASE\_SEG1) with the value of Tq.  
A value from 4 to 16 Tq can be set.


### 25.1.3.3 TSEG2 Bit

Set the TSEG2 bit to specify the length of phase buffer segment TSEG2 (PHASE\_SEG2) with the value of Tq.  
A value from 2 to 8 Tq can be set.  
Set the value smaller than that of the TSEG1 bit.

### 25.1.3.4 SJW Bit

Set the SJW bit to specify the resynchronization jump width with the value of Tq.  
A value from 1 to 4 Tq can be set.  
Set the value smaller than or equal to that of the TSEG2 bit.

### 25.1.4 CANi Mask Register k (CiMKRk) (i = 0 to 2; k = 0 to 7)



**Figure 25.5 Registers C0MKR0 to C2MKR7**

Refer to 25.5 “Acceptance Filtering and Masking Function” for the masking function in FIFO mailbox mode.

#### 25.1.4.1 EID Bit

The EID bit is the filter mask bit corresponding to the CAN extended ID bit. This bit is used to receive extended ID messages.

When the EID bit is 0, the corresponding EID bit in a received message is not compared.

When this bit is 1, the corresponding EID bit in a received message is compared.


#### 25.1.4.2 SID Bit

The SID bit is the filter mask bit corresponding to the CAN standard ID bit. This bit is used to receive both standard ID and extended ID messages.

When the SID bit is 0, the corresponding SID bit in a received message is not compared.

When this bit is 1, the corresponding SID bit in a received message is compared.

### 25.1.5 CANi FIFO Received ID Compare Register n (CiFIDCR0 and CiFIDCR1) (i = 0 to 2; n = 0, 1)



**Figure 25.6 Registers C0FIDCR0 to C2FIDCR1**

Registers CiFIDCR0 and CiFIDCR1 are enabled when the MBM bit in the CiCTLR register is set to 1 (FIFO mailbox mode). Bits EID, SID, RTR, and IDE in registers CiMB28 to CiMB31 are disabled. Refer to 25.5 “Acceptance Filtering and Masking Function” for details on using these registers.

#### 25.1.5.1 EID Bit

The EID bit sets the extended ID of data frames and remote frames. This bit is used to receive extended ID messages.

#### 25.1.5.2 SID Bit

The SID bit sets the standard ID of data frames and remote frames. This bit is used to receive both standard ID and extended ID messages.

### 25.1.5.3 RTR Bit

The RTR bit sets the specified frame format of data frames or remote frames.

This bit specifies the following operations:

- When both RTR bits in registers CiFIDCR0 and CiFIDCR1 are set to 0, only data frames can be received (i = 0 to 2).
- When both RTR bits in registers CiFIDCR0 and CiFIDCR1 are set to 1, only remote frames can be received.
- When the RTR bits in registers CiFIDCR0 and CiFIDCR1 are set with different values, both data frames and remote frames can be received.

### 25.1.5.4 IDE Bit

The IDE bit sets the ID format of standard ID or extended ID.


This bit is enabled when the IDFM bit in the CiCTLR register is 10b (mixed ID mode).

When the IDFM bit is 10b, the IDE bit specifies the following operations:

- When both IDE bits in registers CiFIDCR0 and CiFIDCR1 are set to 0, only standard ID frames can be received.
- When both IDE bits in registers CiFIDCR0 and CiFIDCR1 are set to 1, only extended ID frames can be received.
- When the IDE bits in registers CiFIDCR0 and CiFIDCR1 are set with different values, both standard ID and extended ID frames can be received.



### 25.1.6 CANi Mask Invalid Register (CiMKIVLR) (i = 0 to 2)



**Figure 25.7 Registers C0MKIVLR to C2MKIVLR**

Each bit corresponds to the mailbox with the same number. When each bit is 1, the acceptance mask for the mailbox corresponding to the bit number is disabled. In this case, a received message is stored in the mailbox only if its ID matches bits SID and EID in the CiMBj register (j = 0 to 31).

### 25.1.7 CANi Mailbox (CiMBj) (i = 0 to 2; j = 0 to 31)

Table 25.4 lists the CANi mailbox memory mapping, and Table 25.5 lists the CAN data frame structure. The reset value of the CANi mailbox is undefined.


**Table 25.4 CANi Mailbox Memory Mapping (i = 0 to 2)**

Address			Message Content
CAN0	CAN1	CAN2	Memory mapping
$47C00h + j \times 16 + 0$	$47800h + j \times 16 + 0$	$47400h + j \times 16 + 0$	EID7 to EID0
$47C00h + j \times 16 + 1$	$47800h + j \times 16 + 1$	$47400h + j \times 16 + 1$	EID15 to EID8
$47C00h + j \times 16 + 2$	$47800h + j \times 16 + 2$	$47400h + j \times 16 + 2$	SID5 to SID0, EID17, EID16
$47C00h + j \times 16 + 3$	$47800h + j \times 16 + 3$	$47400h + j \times 16 + 3$	IDE, RTR, SID10 to SID6
$47C00h + j \times 16 + 4$	$47800h + j \times 16 + 4$	$47400h + j \times 16 + 4$	—
$47C00h + j \times 16 + 5$	$47800h + j \times 16 + 5$	$47400h + j \times 16 + 5$	Data length code (DLC)
$47C00h + j \times 16 + 6$	$47800h + j \times 16 + 6$	$47400h + j \times 16 + 6$	Data byte 0
$47C00h + j \times 16 + 7$	$47800h + j \times 16 + 7$	$47400h + j \times 16 + 7$	Data byte 1
⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮
$47C00h + j \times 16 + 13$	$47800h + j \times 16 + 13$	$47400h + j \times 16 + 13$	Data byte 7
$47C00h + j \times 16 + 14$	$47800h + j \times 16 + 14$	$47400h + j \times 16 + 14$	Time stamp lower byte
$47C00h + j \times 16 + 15$	$47800h + j \times 16 + 15$	$47400h + j \times 16 + 15$	Time stamp upper byte

j: Mailbox number (j = 0 to 31)

**Table 25.5 CAN Data Frame Structure**

SID10 to SID6	SID5 to SID0	EID17 to EID16	EID15 to EID8	EID7 to EID0	DLC3 to DLC0	DATA0	DATA1	.....	DATA7
------------------	-----------------	-------------------	------------------	-----------------	-----------------	-------	-------	-------	-------

Figure 25.8 Registers C0MB<sub>j</sub> to C2MB<sub>j</sub>

The previous value of each mailbox is retained unless a new message is received.

#### 25.1.7.1 EID Bit

The EID bit sets the extended ID of data frames and remote frames. This bit is used to transmit or receive extended ID messages.

#### 25.1.7.2 SID Bit

The SID bit sets the standard ID of data frames and remote frames. This bit is used to transmit or receive both standard ID and extended ID messages.

#### 25.1.7.3 RTR Bit

The RTR bit sets the frame format of data frames or remote frames.

This bit specifies the following operations:

- The receive mailbox receives only frames with the format specified by the RTR bit.
- The transmit mailbox transmits according to the frame format specified by the RTR bit.
- The receive FIFO mailbox receives the data frame, remote frame, or both frames specified by the RTR bit in registers CiFIDCR0 and CiFIDCR1 (i = 0 to 2).
- The transmit FIFO mailbox transmits the data frame or remote frame specified by the RTR bit in the relevant transmitting message.

#### 25.1.7.4 IDE Bit

The IDE bit sets the ID format of standard IDs or extended IDs.

This bit is enabled when the IDFM bit in the CiCTLR register is 10b (mixed ID mode).

When the IDFM bit is 10b, the IDE bit specifies the following operations:

- The receive mailbox receives only the ID format specified by the IDE bit.
- The transmit mailbox transmits according to the ID format specified by the IDE bit.
- The receive FIFO mailbox receives messages with the standard ID, extended ID, or both IDs specified by the IDE bit in registers CiFIDCR0 and CiFIDCR1.
- The transmit FIFO mailbox transmits messages with the standard ID or extended ID specified by the IDE bit in the relevant transmitting message.

### 25.1.7.5 DLC

The DLC sets the number of data bytes to be transmitted in a data frame. When data is requested using a remote frame, the number of data bytes to be requested is set.

When a data frame is received, the number of received data bytes is stored. When a remote frame is received, the number of requested data bytes is stored.

Table 25.6 lists the data length corresponding to the DLC.

**Table 25.6 Data Length Corresponding to the DLC**

DLC[3]	DLC[2]	DLC[1]	DLC[0]	Data Length
0	0	0	0	0 bytes
0	0	0	1	1 byte
0	0	1	0	2 bytes
0	0	1	1	3 bytes
0	1	0	0	4 bytes
0	1	0	1	5 bytes
0	1	1	0	6 bytes
0	1	1	1	7 bytes
1	X	X	X	8 bytes

X: Any value


### 25.1.7.6 DATA0 to DATA7

DATA0 to DATA7 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.

### 25.1.7.7 TSL and TSH

TSL and TSH store the counter value of the time stamp when received messages are stored in the mailbox.

### 25.1.8 CANi Mailbox Interrupt Enable Register (CiMIER) (i = 0 to 2)



**Figure 25.9 Registers C0MIER to C2MIER**

Interrupts can be individually enabled for each mailbox.

In normal mailbox mode (bits 0 to 31) and in FIFO mailbox mode (bits 0 to 23), each bit corresponds to the mailbox with the same number. These bits enable or disable transmission/reception complete interrupts for the corresponding mailboxes.

In FIFO mailbox mode, bits 24, 25, 28, and 29 specify whether transmit/receive FIFO interrupts are enabled/disabled and timing when interrupt requests are generated.

“Buffer warning” indicates a state in which the third unread message is stored in the receive FIFO.

### 25.1.9 CANi Message Control Register j (CiMCTLj) (i = 0 to 2; j = 0 to 31)




Figure 25.10 Registers C0MCTLj to C2MCTLj

### 25.1.9.1 NEWDATA Bit

The NEWDATA bit becomes 1 when a new message is being stored or has been stored to the mailbox. The timing for setting this bit to 1 is simultaneous with the INVALIDDATA bit.

The NEWDATA bit is set to 0 by writing 0 by a program.

It cannot be set to 0 by a program while the related INVALIDDATA bit is 1.

### 25.1.9.2 SENTDATA Bit

The SENTDATA bit becomes 1 when data transmission from the corresponding mailbox is completed.

This bit is set to 0 by writing 0 by a program.

Set the TRMREQ bit to 0 before setting the SENTDATA bit to 0.

Bits SENTDATA and TRMREQ cannot be set to 0 simultaneously.

To transmit a new message from the corresponding mailbox, set the SENTDATA bit to 0.

### 25.1.9.3 INVALIDDATA Bit

After a message has been received, the INVALIDDATA bit becomes 1 while the received message is being updated into the corresponding mailbox.

This bit becomes 0 immediately after the message has been stored. When the mailbox is read while this bit is 1, the data is undefined.

### 25.1.9.4 TRMACTIVE Bit

The TRMACTIVE bit becomes 1 when the corresponding mailbox of the CAN module begins transmitting a message.

This bit becomes 0 when the CAN module loses CAN bus arbitration, a CAN bus error occurs, or data transmission is completed.

### 25.1.9.5 MSGLOST Bit

While the NEWDATA bit is 1, the MSGLOST bit becomes 1 when the mailbox is overwritten or overrun by a newly received message. This bit becomes 1 at the end of the sixth bit of EOF.

This bit is set to 0 by writing 0 by a program.

In both overwrite and overrun modes, during five cycles of the peripheral bus clock following the sixth bit of EOF, the MSGLOST bit does not become 0 even if it is set to 0 by a program.

### 25.1.9.6 TRMABT Bit

The TRMABT bit becomes 1 in the following cases:

- Following a transmission abort request, the transmission abort is completed before starting transmission.
- Following a transmission abort request, the CAN module detects CAN bus arbitration lost or a CAN bus error.
- In one-shot transmission mode (the RECREQ bit is 0, the TRMREQ bit is 1, and the ONESHOT bit is 1), the CAN module detects CAN bus arbitration lost or a CAN bus error.

The TRMABT bit does not become 1 when data transmission is completed. In this case, the SENTDATA bit becomes 1.

The TRMABT bit can be set to 0 by a program.



### 25.1.9.7 ONESHOT Bit

The ONESHOT bit can be used in receive mode and transmit mode.

#### (1) One-shot Receive Mode

When the ONESHOT bit is set to 1 in receive mode (the RECREQ bit is 1 and the TRMREQ bit is 0), the mailbox receives a message only once. The mailbox does not behave as a receive mailbox after having received a message once. The behavior of bits NEWDATA and INVALIDDATA is the same as in normal reception mode. In one-shot receive mode, the MSGLOST bit does not become 1.

To set the ONESHOT bit to 0, first write 0 to the RECREQ bit and ensure that it has been set to 0.

#### (2) One-shot Transmit Mode

When the ONESHOT bit is set to 1 in transmit mode (the RECREQ bit is 0 and the TRMREQ bit is 1), the CAN module transmits a message only once. The CAN module does not transmit the message again if a CAN bus error or CAN bus arbitration lost occurs. When the transmission is completed, the SENTDATA bit becomes 1. If the transmission cannot be completed due to a CAN bus error or CAN bus arbitration lost, the TRMABT bit becomes 1.

Set the ONESHOT bit to 0 after the SENTDATA or TRMABT bit is set to 1.

### 25.1.9.8 RECREQ Bit

Set the RECREQ bit to select one of the receive modes shown in Table 25.11.

When the RECREQ bit is set to 1, the corresponding mailbox is configured to receive a data frame or a remote frame.

When this bit is set to 0, the corresponding mailbox is not configured for reception of a data frame or a remote frame.

Due to hardware protection, the RECREQ bit cannot be set to 0 by a program during the following period:

Hardware protection is started

- from the acceptance filter procedure (the beginning of the CRC field)

Hardware protection is released

- for the mailbox that is specified to receive the incoming message, after the received data is stored into the mailbox or a CAN bus error occurs (i.e. a maximum period of hardware protection is from the beginning of the CRC field to the end of the seventh bit of EOF)
- for the other mailboxes, after the acceptance filter procedure
- if no mailbox is specified to receive the message, after the acceptance filter procedure

When setting the RECREQ bit to 1, do not set 1 to the TRMREQ bit.

To change the configuration of a mailbox from transmit to receive, first abort the transmission and then set bits SENTDATA and TRMABT to 0 before changing to receive.

### 25.1.9.9 TRMREQ Bit

The TRMREQ bit selects transmit modes shown in Table 25.11.

When this bit is set to 1, the corresponding mailbox is configured to transmit a data frame or a remote frame.

When this bit is set to 0, the corresponding mailbox is not configured to transmit a data frame or a remote frame.

If the TRMREQ bit is changed from 1 to 0 to cancel the corresponding transmission request, either the TRMABT or SENTDATA bit is set to 1.

When setting the TRMREQ bit to 1, do not set the RECREQ bit to 1.

To change the configuration of a mailbox from receive to transmit, first abort the reception and then set bits NEWDATA and MSGLOST to 0 before changing to transmit.

### 25.1.10 CAN<sub>i</sub> Receive FIFO Control Register (CiRFCR) (i = 0 to 2)




Figure 25.11 Registers C0RFCR to C2RFCR

### 25.1.10.1 RFE Bit

When the RFE bit is set to 1, the receive FIFO is enabled.

When this bit is set to 0, the receive FIFO is disabled for reception and becomes empty (the RFEST bit is 1).

Do not set this bit to 1 in normal mailbox mode (the MBM bit in the CiCTLR register is 0 (i = 0 to 2)).

Due to hardware protection, the RFE bit cannot be set to 0 by a program during the following period:

Hardware protection is started

- from the acceptance filter procedure (the beginning of the CRC field)

Hardware protection is released

- if the receive FIFO is specified to receive the incoming message, after the received data is stored into the receive FIFO or a CAN bus error occurs (i.e. a maximum period of hardware protection is from the beginning of the CRC field to the end of the seventh bit of EOF).
- if the receive FIFO is not specified to receive the message, after the acceptance filter procedure.

### 25.1.10.2 RFUST Bit

The RFUST bit indicates the number of unread messages in the receive FIFO.

The value of this bit is initialized to 000b when the RFE bit is set to 0.

### 25.1.10.3 RFMLF Bit

The RFMLF bit becomes 1 (receive FIFO message lost has occurred) when the receive FIFO receives a new message and the receive FIFO is full. This bit becomes 1 at the end of the sixth bit of EOF.

The RFMLF bit is set to 0 by writing 0 by a program.

In both overwrite and overrun modes, this bit cannot be set to 0 (no receive FIFO message lost has occurred) by a program due to hardware protection during the five cycles of the peripheral bus clock following the sixth bit of EOF, when the receive FIFO is full and determined to receive the message.

### 25.1.10.4 RFFST Bit

The RFFST bit becomes 1 (receive FIFO is full) when there are four unread messages in the receive FIFO. This bit becomes 0 (receive FIFO is not full) when there are less than four unread messages in the receive FIFO. This bit becomes 0 when the RFE bit is 0.


### 25.1.10.5 RFWST Bit

The RFWST bit becomes 1 (receive FIFO is buffer warning) when there are three unread messages in the receive FIFO. This bit becomes 0 (receive FIFO is not buffer warning) when there are less than three or equal to four unread messages in the receive FIFO. This bit becomes 0 when the RFE bit is 0.

### 25.1.10.6 RFEST Bit


The RFEST bit becomes 1 (no unread message in receive FIFO) when there are no unread messages in the receive FIFO. This bit becomes 1 when the RFE bit is set to 0. The RFEST bit becomes 0 (unread message in receive FIFO) when there is one or more unread messages in the receive FIFO.

Figure 25.12 shows receive FIFO mailbox operation.



**Figure 25.12 Receive FIFO Mailbox Operation (Bits 29 and 28 in CiMIER Register are 01b and 11b) (i = 0 to 2)**

### 25.1.11 CANi Receive FIFO Pointer Control Register (CiRFPCR) (i = 0 to 2)



**Figure 25.13 Registers C0RFPCR to C2RFPCR**

When there are messages in the receive FIFO, write FFh to the CiRFPCR register by a program to increment the CPU-side pointer for the receive FIFO to the next mailbox location.

Do not write to the CiRFPCR register when the RFE bit in the CiRFPCR register is 0 (receive FIFO disabled).

Both the CAN-side pointer and the CPU-side pointer increment when a new message is received and the RFFST bit is 1 (receive FIFO is full) in overwrite mode. When the RFMLF bit is 1 in this condition, the CPU-side pointer does not increment by writing to the CiRFPCR register by a program.

### 25.1.12 CAN<sub>i</sub> Transmit FIFO Control Register (CiTFCR) (i = 0 to 2)




Figure 25.14 Registers C0TFCR to C2TFCR

#### 25.1.12.1 TFE Bit

When the TFE bit is set to 1, the transmit FIFO is enabled.

When this bit is set to 0, the transmit FIFO becomes empty (TFEST bit is 1) and then unsent messages from the transmit FIFO are lost as described below:

- If a message from the transmit FIFO is not scheduled for the next transmission or during transmission.
- Following the completion of a transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission.

Before setting the TFE bit to 1 again, ensure that the TFEST bit is 1.

After setting the TFE bit to 1, write transmit data to the CiMB24 register.

Do not set this bit to 1 in normal mailbox mode (MBM bit in the CiCTLR register is 0).

### 25.1.12.2 TFUST Bit

The TFUST bit indicates the number of unsend messages in the transmit FIFO.

After the TFE bit is set to 0, the value of the TFUST bit is initialized to 000b when transmission abort or transmission is completed.

### 25.1.12.3 TFFST Bit


The TFFST bit becomes 1 (transmit FIFO is full) when there are four unsend messages in the transmit FIFO. This bit becomes 0 (transmit FIFO is not full) when there are less than four unsend messages in the transmit FIFO. This bit becomes 0 when a transmission from the transmit FIFO has been aborted.

### 25.1.12.4 TFEST Bit

The TFEST bit becomes 1 (no unsend message in transmit FIFO) when there are no unsend messages in the transmit FIFO. This bit becomes 1 when transmission from the transmit FIFO has been aborted.


The TFEST bit becomes 0 (unsend message in transmit FIFO) when there is at least one unsend messages in the transmit FIFO.

Figure 25.15 shows transmit FIFO mailbox operation.



**Figure 25.15 Transmit FIFO Mailbox Operation (Bits 25 and 24 in CiMIER Register are 01b and 11b) (i = 0 to 2)**

### 25.1.13 CANi Transmit FIFO Pointer Control Register (CiTFPCR) (i = 0 to 2)



**Figure 25.16 Registers C0TFPCR to C2TFPCR**

When the transmit FIFO is not full, write FFh to the CiTFPCR register by a program to increment the CPU-side pointer for the transmit FIFO to the next mailbox location.

Do not write to the CiTFPCR register when the TFE bit in the CiTFCR register is 0 (transmit FIFO disabled).



### 25.1.14 CAN<sub>i</sub> Status Register (CiSTR) (i = 0 to 2)




Figure 25.17 Registers C0STR to C2STR

#### 25.1.14.1 RSTST Bit

The RSTST bit becomes 1 when the CAN module enters CAN reset mode.

This bit is 0 when the CAN module is not in CAN reset mode.

Even when the state is changed from CAN reset mode to CAN sleep mode, the RSTST bit remains 1.

#### 25.1.14.2 HLTST Bit

The HLTST bit becomes 1 when the CAN module enters CAN halt mode.

This bit is 0 when the CAN module is not in CAN halt mode.

Even when the state is changed from CAN halt mode to CAN sleep mode, the HLTST bit remains 1.

#### 25.1.14.3 SLPST Bit

The SLPST bit becomes 1 when the CAN module enters CAN sleep mode.

This bit is 0 when the CAN module is not in CAN sleep mode.

#### 25.1.14.4 EPST Bit

The EPST bit becomes 1 when the value of the CiTECR or CiRECR register exceeds 127 and the CAN module enters the error-passive state ( $128 \leq \text{TEC} < 256$  or  $128 \leq \text{REC} < 256$ ) ( $i = 0$  to  $2$ ). This bit is 0 when the CAN module is not in the error-passive state.

TEC indicates the value of the transmit error counter (CiTECR register) and REC indicates the value of the receive error counter (CiRECR register).

#### 25.1.14.5 BOST Bit

The BOST bit becomes 1 when the value of the CiTECR register exceeds 255 and the CAN module enters the bus-off state ( $\text{TEC} \geq 256$ ). This bit is 0 when the CAN module is not in the bus-off state.

#### 25.1.14.6 TRMST Bit

The TRMST bit becomes 1 when the CAN module performs as a transmitter node or enters the bus-off state.

This bit becomes 0 when the CAN module performs as a receiver node or enters the bus-idle state.

#### 25.1.14.7 RECST Bit

The RECST bit becomes 1 when the CAN module performs as a receiver node.

This bit becomes 0 when the CAN module performs as a transmitter node or enters the bus-idle state.

#### 25.1.14.8 NDST Bit

The NDST bit becomes 1 when at least one NEWDATA bit in the CiMCTLj register is 1 regardless of the value of the CiMIER register ( $j = 0$  to  $31$ ).

The NDST bit becomes 0 when all NEWDATA bits are 0.

#### 25.1.14.9 SDST Bit

The SDST bit becomes 1 when at least one SENTDATA bit in the CiMCTLj register is 1 regardless of the value of the CiMIER register (i = 0 to 2; j = 0 to 31).

The SDST bit becomes 0 when all SENTDATA bits are 0.

#### 25.1.14.10 RFST Bit

The RFST bit is 1 when there are messages in the receive FIFO.

This bit is 0 when the receive FIFO is empty.

This bit becomes 0 when normal mailbox mode is selected.

#### 25.1.14.11 TFST Bit

The TFST bit is 1 when the transmit FIFO is not full.

This bit is 0 when the transmit FIFO is full.

This bit becomes 0 when normal mailbox mode is selected.

#### 25.1.14.12 NMLST Bit

The NMLST bit becomes 1 when at least one MSGLOST bit in the CiMCTLj register is 1 regardless of the value of the CiMIER register.

The NMLST bit becomes 0 when all MSGLOST bits are 0.

#### 25.1.14.13 FMLST Bit

The FMLST bit becomes 1 when the RFMLF bit in the CiRFCR register is 1 regardless of the value of the CiMIER register.

The FMLST bit becomes 0 when the RFMLF bit is 0.

#### 25.1.14.14 TABST Bit

The TABST bit becomes 1 when at least one TRMABT bit in the CiMCTLj register is 1 regardless of the value of the CiMIER register.


The TABST bit becomes 0 when all TRMABT bits are 0.

#### 25.1.14.15 EST Bit

The EST bit becomes 1 when at least one error is detected by the CiEIFR register regardless of the value of the CiEIER register.

This bit becomes 0 when no error is detected by the CiEIFR register.

### 25.1.15 CANi Mailbox Search Mode Register (CiMSMR) (i = 0 to 2)



**Figure 25.18 Registers C0MSMR to C2MSMR**

#### 25.1.15.1 MBSM Bit

Set the MBSM bit to select the search mode for the mailbox search function.

When this bit is 00b, receive mailbox search mode is selected. In this mode, the search targets are the NEWDATA bit in the CiMCTLj register for the normal mailbox and the RFEST bit in the CiRFCR register (j = 0 to 31).

When the MBSM bit is 01b, transmit mailbox search mode is selected. In this mode, the search target is the SENTDATA bit in the CiMCTLj register.

When the MBSM bit is 10b, message lost search mode is selected. In this mode, the search targets are the MSGLOST bit in the CiMCTLj register for the normal mailbox and the RFMLF bit in the CiRFCR register.

When the MBSM bit is 11b, channel search mode is selected. In this mode, the search target is the CiCSSR register.

Refer to 25.1.17 “CANi Channel Search Support Register (CiCSSR) (i = 0 to 2)”.

### 25.1.16 CANi Mailbox Search Status Register (CiMSSR) (i = 0 to 2)




Figure 25.19 Registers C0MSSR to C2MSSR

### 25.1.16.1 MBNST Bit

The MBNST bit shows the smallest mailbox number that is searched in each mode of the CiMSMR register ( $i = 0$  to 2).

The result searched in receive mailbox, transmit mailbox, and message lost search modes is updated when:

- The NEWDATA, SENTDATA, or MSGLOST bit for the shown mailbox is set to 0.
- The NEWDATA, SENTDATA, or MSGLOST bit for a higher-priority mailbox is set to 1.

In receive mailbox search and message lost search modes, the receive FIFO (mailbox [28]) is shown when there are messages in the receive FIFO, and there are no unread received messages or lost messages in any of the normal mailboxes (mailboxes [0] to [23]).

In transmit mailbox search mode, the transmit FIFO (mailbox [24]) is not shown.

Table 25.7 lists the operation of MBNST bit in FIFO mailbox mode.

**Table 25.7 Operation of MBNST Bit in FIFO Mailbox Mode**

MBSM Bit	Mailbox [24] (Transmit FIFO)	Mailbox [28] (Receive FIFO)
00b	"24" is not shown	"28" is shown when no NEWDATA bit for the normal mailbox is set to 1 and there are messages in the receive FIFO
01b		"28" is not shown
10b		"28" is shown when no MSGLOST bit for the normal mailbox is set to 1 and the RFMLF bit is set to 1 in the receive FIFO
11b		"28" is not shown

In channel search mode, the MBNST bit shows the corresponding channel number. After the CiMSSR register is read by a program, the next target channel number is shown.


### 25.1.16.2 SEST Bit

The SEST bit becomes 1 when no corresponding mailbox is found after searching all mailboxes.

For example, in transmit mailbox search mode, the SEST bit becomes 1 when no SENTDATA bit for mailboxes is 1. The SEST bit becomes 0 when at least one SENTDATA bit is 1.


When the SEST bit is 1, the value of the MBNST bit is undefined.

### 25.1.17 CANi Channel Search Support Register (CiCSSR) (i = 0 to 2)



**Figure 25.20 Registers C0CSSR to C2CSSR**


The bits in the CiCSSR register, which are set to 1, are encoded by an 8-to-3 priority encoder (the lower bit position, the higher priority) and shown on the MBNST bits in the CiMSSR register. The value of the CiMSSR register is updated whenever the CiMSSR register is read. Figure 25.21 shows the write and read of registers CiCSSR and CiMSSR.



**Figure 25.21 Write and Read of Registers CiCSSR and CiMSSR (i = 0 to 2)**

The value of the CiCSSR register is also updated whenever the CiMSSR register is read. When the CiCSSR register is read, the value before the 8-to-3 priority encoder conversion is read.

### 25.1.18 CANi Acceptance Filter Support Register (CiAFSR) (i = 0 to 2)




**Figure 25.22 Registers C0AFSR to C2AFSR**

The acceptance filter support unit (ASU) can be used for data table (8 bits × 256) search. In the data table, all standard IDs created by the user are set to be enabled/disabled in bit units. When the CiAFSR register is written with 16-bit unit data including the SID bit in the CiMBj register, in which a received ID is stored, a decoded row (byte offset) position and column (bit) position for data table search can be read (j = 0 to 31). The ASU can be used for standard (11-bit) IDs only.

The ASU is enabled in the following cases:

- When the ID to receive cannot be masked by the acceptance filter.  
Example: IDs to receive: 078h, 087h, 111h
- When there are too many IDs to receive and software filtering time is expected to be shortened.


Figure 25.23 shows the write and read of CiAFSR register.



**Figure 25.23 Write and Read of CiAFSR Register (i = 0 to 2; j = 0 to 31)**



### 25.1.19 CAN<sub>i</sub> Error Interrupt Enable Register (CiEIER) (i = 0 to 2)



**Figure 25.24 Registers C0EIER to C2EIER**

The CiEIER register is used to set the error interrupt enabled/disabled individually for each error interrupt source in the CiEIFR register.

### 25.1.19.1 BEIE Bit

When the BEIE bit is 0, no error interrupt request is generated even if the BEIF bit in the CiEIFR register is set to 1 (i = 0 to 2).

When the BEIE bit is 1, an error interrupt request is generated if the BEIF bit is set to 1.

### 25.1.19.2 EWIE Bit

When the EWIE bit is 0, no error interrupt request is generated even if the EWIF bit in the CiEIFR register is set to 1.

When the EWIE bit is 1, an error interrupt request is generated if the EWIF bit is set to 1.

### 25.1.19.3 EPIE Bit

When the EPIE bit is 0, no error interrupt request is generated even if the EPIF bit in the CiEIFR register is set to 1.

When the EPIE bit is 1, an error interrupt request is generated if the EPIF bit is set to 1.

### 25.1.19.4 BOEIE Bit

When the BOEIE bit is 0, no error interrupt request is generated even if the BOEIF bit in the CiEIFR register is set to 1.

When the BOEIE bit is 1, an error interrupt request is generated if the BOEIF bit is set to 1.

### 25.1.19.5 BORIE Bit

When the BORIE bit is 0, an error interrupt request is not generated even if the BORIF bit in the CiEIFR register is set to 1.

When the BORIE bit is 1, an error interrupt request is generated if the BORIF bit is set to 1.

### 25.1.19.6 ORIE Bit

When the ORIE bit is 0, no error interrupt request is generated even if the ORIF bit in the CiEIFR register is set to 1.

When the ORIE bit is 1, an error interrupt request is generated if the ORIF bit is set to 1.

### 25.1.19.7 OLIE Bit

When the OLIE bit is 0, no error interrupt request is generated even if the OLIF bit in the CiEIFR register is set to 1.


When the OLIE bit is 1, an error interrupt request is generated if the OLIF bit is set to 1.

### 25.1.19.8 BLIE Bit

When the BLIE bit is 0, no error interrupt request is generated even if the BLIF bit in the CiEIFR register is set to 1.

When the BLIE bit is 1, an error interrupt request is generated if the BLIF bit is set to 1.

### 25.1.20 CANi Error Interrupt Factor Judge Register (CiEIFR) (i = 0 to 2)



**Figure 25.25 Registers C0EIFR to C2EIFR**

If an event corresponding to each bit occurs, the corresponding bit in the CiEIFR register is set to 1 regardless of the setting of the CiEIER register.

To set each bit to 0, write 0 by a program. If the set timing occurs simultaneously with the clear timing by the program, the bit becomes 1.

#### 25.1.20.1 BEIF Bit

The BEIF bit becomes 1 when a bus error is detected.

#### 25.1.20.2 EWIF Bit

The EWIF bit becomes 1 when the value of the receive error counter (REC) or transmit error counter (TEC) exceeds 95.

This bit becomes 1 only when the REC or TEC initially exceeds 95. Thus, if 0 is written to the EWIF bit by a program while the REC or TEC remains greater than 95, this bit does not become 1 until the REC and the TEC go below 95 and then exceed 95 again.

### 25.1.20.3 EPIF Bit

The EPIF bit becomes 1 when the CAN error state enters the error-passive state (the REC or TEC value exceeds 127).

This bit becomes 1 only when the REC or TEC initially exceeds 127. Thus, if 0 is written to the EPIF bit by a program while the REC or TEC remains greater than 127, this bit does not become 1 until the REC and the TEC go below 127 and then exceed 127 again.

### 25.1.20.4 BOEIF Bit

The BOEIF bit becomes 1 when the CAN error state enters the bus-off state (the TEC value exceeds 255).

This bit also becomes 1 when the BOM bit in the CiCTRL register is 01b (entry to CAN halt mode automatically at bus-off entry) and the CAN module enters the bus-off state (i = 0 to 2).

### 25.1.20.5 BORIF Bit

The BORIF bit becomes 1 when the CAN module recovers from the bus-off state normally by detecting 11 consecutive bits 128 times in the following conditions:

- (1) When the BOM bit in the CiCTRL register is 00b
- (2) When the BOM bit is 10b
- (3) When the BOM bit is 11b

The BORIF bit does not become 1 if the CAN module recovers from the bus-off state in the following conditions:

- (1) When the CANM bit in the CiCTRL register is set to 01b (CAN reset mode)
- (2) When the RBOC bit in the CiCTRL register is set to 1 (forced recovery from bus-off)
- (3) When the BOM bit is 01b
- (4) When the BOM bit is 11b and the CANM bit is set to 10b (CAN halt mode) before normal recovery occurs

Table 25.8 lists the operation of bits BOEIF and BORIF according to BOM bit setting value.

**Table 25.8 Operation of Bits BOEIF and BORIF According to BOM Bit Setting Value**

BOM Bit	BOEIF Bit	BORIF Bit
00b	Becomes 1 when entering the bus-off state	Becomes 1 when recovering from the bus-off state
01b		Does not become 1
10b		Becomes 1 when recovering from the bus-off state
11b		Becomes 1 if normal bus-off recovery occurs before the CANM bit is set to 10b (CAN halt mode)

### 25.1.20.6 ORIF Bit

The ORIF bit becomes 1 when a receive overrun occurs.

This bit does not become 1 in overwrite mode. In overwrite mode, a reception complete interrupt request is generated if an overwrite condition occurs, thus this bit does not become 1.

In normal mailbox mode, if an overrun occurs in any mailbox from [0] to [31] in overrun mode, this bit is set to 1.

In FIFO mailbox mode, if an overrun occurs in any mailbox from [0] to [23] or the receive FIFO in overrun mode, this bit becomes 1.

### 25.1.20.7 OLIF Bit

The OLIF bit becomes 1 if the transmitting condition of an overload frame is detected when the CAN module performs transmission or reception.


### 25.1.20.8 BLIF Bit

The BLIF bit becomes 1 if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.

After the BLIF bit becomes 1, bus lock can be detected again after either of the following conditions is satisfied:

- After this bit is set to 0 from 1, recessive bits are detected (bus lock is resolved).
- After this bit is set to 0 from 1, the CAN module enters CAN reset mode and then enters CAN operation mode again (internal reset).


### 25.1.21 CANi Receive Error Count Register (CiRECR) (i = 0 to 2)



**Figure 25.26 Registers C0RECR to C2RECR**

The CiRECR register indicates the value of the receive error counter. Refer to the CAN Specification (ISO 11898-1) for the increment/decrement conditions of the receive error counter.


### 25.1.22 CANi Transmit Error Count Register (CiTECR) (i = 0 to 2)



**Figure 25.27 Registers C0TECR to C2TECR**

The CiTECR register indicates the value of the TEC error counter. Refer to the CAN Specification (ISO 11898-1) for the increment/decrement conditions of the transmit error counter.

### 25.1.23 CAN<sub>i</sub> Error Code Store Register (CiECSR) (i = 0 to 2)



**Figure 25.28 Registers C0ECSR to C2ECSR**

The CiECSR register can be used to monitor whether an error has occurred on the CAN bus. Refer to the CAN Specification (ISO 11898-1) to check the generation conditions of each error.

To set each bit except the EDPM bit to 0, write 0 by a program. If the timing at which each bit is set to 1 and the timing at which is written by a program are the same, the relevant bit is set to 1.

#### 25.1.23.1 SEF Bit

The SEF bit becomes 1 when a stuff error is detected.

#### 25.1.23.2 FEF Bit

The FEF bit becomes 1 when a form error is detected.

#### 25.1.23.3 AEF Bit

The AEF bit becomes 1 when an ACK error is detected.



**25.1.23.4 CEF Bit**

The CEF bit becomes 1 when a CRC error is detected.

**25.1.23.5 BE1F Bit**

The BE1F bit becomes 1 when a recessive bit error is detected.

**25.1.23.6 BE0F Bit**

The BE0F bit becomes 1 when a dominant bit error is detected.

**25.1.23.7 ADEF Bit**

The ADEF bit becomes 1 when a form error is detected with the ACK delimiter during transmission.


**25.1.23.8 EDPM Bit**

The EDPM bit selects the output mode of the CiECSR register (i = 0 to 2).

When this bit is set to 0, the CiECSR register outputs the first error code.

When this bit is set to 1, the CiECSR register outputs the accumulated error code.

### 25.1.24 CANi Time Stamp Register (CiTSR) (i = 0 to 2)



**Figure 25.29 Registers C0TSR to C2TSR**

When the CiTSR register is read, the value of the time stamp counter (16-bit free-running counter) at that moment is read.

The value of the time stamp counter reference clock is a multiple of 1 bit time, as configured by the TSPS bit in the CiCTLR register.

The time stamp counter stops in CAN sleep mode and CAN halt mode, and is initialized in CAN reset mode.

The time stamp counter value is stored to TSL and TSH in the CiMBj register when a received message is stored in a receive mailbox (j = 0 to 31).

### 25.1.25 CAN<sub>i</sub> Test Control Register (CiTCR) (i = 0 to 2)




Figure 25.30 Registers C0TCR to C2TCR

#### 25.1.25.1 TSTE Bit

When the TSTE bit is set to 0, CAN test mode is disabled.  
When this bit is set to 1, CAN test mode is enabled.

#### 25.1.25.2 TSTM Bit

The TSTM bit selects the CAN test mode.  
The details of each CAN test mode are described from the next page.

### 25.1.25.3 Listen Only Mode

The ISO 11898-1 recommends an optional bus monitoring mode. In listen only mode, the CAN node is able to receive valid data frames and valid remote frames. It sends only recessive bits on the CAN bus and the protocol controller is not required to send the ACK bit, overload flag, or active error flag.

Listen only mode can be used for baud rate detection.

Do not request transmission from any mailboxes in this mode.

Figure 25.31 shows the connection when listen only mode is selected.




Figure 25.31 Connection when Listen Only Mode is Selected ( $i = 0$  to 2)

### 25.1.25.4 Self Test Mode 0 (External Loop Back)

Self test mode 0 is provided for CAN transceiver tests.

In this mode, the protocol controller treats its own transmitted messages as messages received via the CAN transceiver and stores them into a receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

Connect the CANiOUT/CANiIN pins to the transceiver ( $i = 0$  to 2).

Figure 25.32 shows the connection when self test mode 0 is selected.




Figure 25.32 Connection when Self Test Mode 0 is Selected ( $i = 0$  to 2)

### 25.1.25.5 Self Test Mode 1 (Internal Loop Back)

Self test mode 1 is provided for self test functions.

In this mode, the protocol controller treats its transmitted messages as received messages and stores them into a receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

In self test mode 1, the protocol controller performs an internal feedback from the internal CANiOUT pin to the internal CANiIN pin ( $i = 0$  to 2). The input value of the external CANiIN pin is ignored. The external CANiOUT pin outputs only recessive bits. The CANiOUT/CANiIN pins do not need to be connected to the CAN bus or any external device.

Figure 25.33 shows the connection when self test mode 1 is selected.




Figure 25.33 Connection when Self Test Mode 1 is Selected ( $i = 0$  to 2)

## 25.2 Operating Modes

The CAN module has the following four operating modes:

- CAN reset mode
- CAN halt mode
- CAN operation mode
- CAN sleep mode

Figure 25.34 shows the transition between CAN operating modes.




Figure 25.34 Transition between CAN Operating Modes (i = 0 to 2)

### 25.2.1 CAN Reset Mode

CAN reset mode is provided for CAN communication configuration.

When the CANM bit in the CiCTLR register is set to 01b, the CAN module enters CAN reset (i = 0 to 2). Then the RSTST bit in the CiSTR register becomes 1. Do not change the CANM bit until the RSTST bit becomes 1.

Configure the CiBCR register before exiting CAN reset mode and entering any other mode.

The following registers are initialized to their reset values after entering CAN reset mode and their initialized values are retained during CAN reset mode:

- CiMCTLj register (j = 0 to 31)
- CiSTR register (except bits SLPST and TFST)
- CiEIFR register
- CiRECR register
- CiTECR register
- CiTSR register
- CiMSSR register
- CiMSMR register
- CiRFCR register
- CiTFCR register
- CiTCR register
- CiECSR register (except EDPM bit)

The previous values of the following registers are retained after entering CAN reset mode:

- CiCLKR register
- CiCTLR register
- CiSTR register (bits SLPST and TFST)
- CiMIER register
- CiEIER register
- CiBCR register
- CiCSSR register
- CiECSR register (EDPM bit only)
- CiMBj register
- Registers CiMKR0 to CiMKR7
- Registers CiFIDCR0 and CiFIDCR1
- CiMKIVLR register
- CiAFSR register
- CiRFPCR register
- CiTFPCR register

### 25.2.2 CAN Halt Mode

CAN halt mode is used for mailbox configuration and test mode setting.

When the CANM bit in the CiCTRL register is set to 10b, CAN halt mode is selected (i = 0 to 2). Then the HLTST bit in the CiSTR register becomes 1. Do not change the CANM bit until the HLTST bit becomes 1.

Refer to Table 25.9 “Operation in CAN Reset Mode and CAN Halt Mode” regarding the state transition conditions when transmitting or receiving.

All registers except bits RSTST, HLTST, and SLPST in the CiSTR register remain unchanged when the CAN module enters CAN halt mode.

Do not change registers CiCLKR, CiCTRL (except bits CANM and SLPM), and CiEIER in CAN halt mode. The CiBCR register can be changed in CAN halt mode only when listen only mode is selected to use with automatic bit rate detection.

**Table 25.9 Operation in CAN Reset Mode and CAN Halt Mode**

Mode	Receiver	Transmitter	Bus-off
CAN reset mode	CAN module enters CAN reset mode without waiting for the end of message reception	CAN module enters CAN reset mode after waiting for the end of message transmission (1, 4)	CAN module enters CAN reset mode without waiting for the end of bus-off recovery
CAN halt mode	CAN module enters CAN halt mode after waiting for the end of message reception (2, 3)	CAN module enters CAN halt mode after waiting for the end of message transmission (1, 2, 4)	<ul style="list-style-type: none"> <li>- When the BOM bit is 00b A halt request from a program will be acknowledged only after bus-off recovery</li> <li>- When the BOM bit is 01b CAN module automatically enters CAN halt mode without waiting for the end of bus-off recovery (regardless of a halt request from a program)</li> <li>- When the BOM bit is 10b CAN module automatically enters CAN halt mode after waiting for the end of bus-off recovery (regardless of a halt request from a program)</li> <li>- When the BOM bit is 11b CAN module enters CAN halt mode (without waiting for the end of bus-off recovery) if a halt is requested by a program during bus-off</li> </ul>

BOM bit: Bit in the CiCTRL register (i = 0 to 2)

Notes:

1. If several messages are requested to be transmitted, mode transition occurs after the completion of the first message transmission. When CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.
2. If the CAN bus is locked in dominant state, the program can detect this state by monitoring the BLIF bit in the CiEIFR register. The CAN module does not enter CAN Halt mode while the CAN bus is locked in dominant state. Enter CAN reset mode instead.
3. If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN mode transits to CAN halt mode. However, the CAN module does not enter CAN Halt mode when the CAN bus is locked in dominant state.
4. If a CAN bus error or arbitration lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN module enters the requested operating mode. However, the CAN module does not enter CAN Halt mode when the CAN bus is locked in dominant state.



### 25.2.3 CAN Sleep Mode

CAN sleep mode is used for reducing current consumption by stopping the clock supply to the CAN module. After a MCU reset, the CAN module starts from CAN sleep mode.

When the SLPM bit in the CiCTRL register is set to 1, the CAN module enters CAN sleep mode (i = 0 to 2). Then the SLPST bit in the CiSTR register becomes 1. Do not change the value of the SLPM bit until the SLPST bit becomes 1. Other registers remain unchanged when the MCU enters CAN sleep mode.

Write to the SLPM bit in CAN reset mode and CAN halt mode. Only the SLPM bit can be changed during CAN sleep mode. Do not change other bits or registers than the CiCTRL register. Read operations are still allowed.

When the SLPM bit is set to 0, the CAN module is released from CAN sleep mode. When the CAN module exits CAN sleep mode, the other registers remain unchanged.

### 25.2.4 CAN Operation Mode (Excluding Bus-off State)

CAN operation mode is used for CAN communication.

When the CANM bit in the CiCTLR register is set to 00b, the CAN module enters CAN operation mode (i = 0 to 2).

Then bits RSTST and HLTST in the CiSTR register become 0. Do not change the value of the CANM bit until these bits become 0.


When 11 consecutive recessive bits are detected after entering CAN operation mode, the CAN module is in the following states:

- The CAN module becomes an active node on the network that enables transmission and reception of CAN messages.
- Error monitoring of the CAN bus, such as receive and transmit error counters, is performed.

During CAN operation mode, the CAN module may be in one of the following three submodes, depending on the status of the CAN bus:

- Idle mode: Transmission or reception is not being performed.
- Receive mode: A CAN message sent by another node is being received.
- Transmit mode: A CAN message is being transmitted. The CAN module may receive its own message simultaneously when self test mode 0 (TSTM bits in the CiTCR register are 10b) or self test mode 1 (TSTM bits are 11b) is selected.

Figure 25.35 shows the submode in CAN operation mode.



**Figure 25.35 Submode in CAN Operation Mode (i = 0 to 2)**

### 25.2.5 CAN Operation Mode (Bus-off State)

The CAN module enters the bus-off state according to the increment/decrement rules for the transmit/error counters in the CAN Specifications.

The following cases apply when recovering from the bus-off state. When the CAN module is in the bus-off state, the values of the associated registers, except registers CiSTR, CiEIFR, CiRECR, CiTECR, and CiTSR, remain unchanged ( $i = 0$  to  $2$ ).

- (1) When the BOM bit in the CiCTLR register is 00b (normal mode)

The CAN module enters the error-active state after it has completed the recovery from the bus-off state and CAN communication is enabled. The BORIF bit in the CiEIFR register becomes 1 (bus-off recovery detected) at this time.

- (2) When the RBOC bit in the CiCTLR register is set to 1 (forced recovery from bus-off)

The CAN module enters the error-active state when it is in the bus-off state and the RBOC bit is set to 1. CAN communication is enabled again after 11 consecutive recessive bits are detected. The BORIF bit does not become 1 at this time.

- (3) When the BOM bit is 01b (entry to CAN halt mode automatically at bus-off entry)

The CAN module enters CAN halt mode when it reaches the bus-off state. The BORIF bit does not become 1 at this time.

- (4) When the BOM bit is 10b (entry to CAN halt mode automatically at bus-off end)

The CAN module enters CAN halt mode when it has completed the recovery from bus-off. The BORIF bit becomes 1 at this time.

- (5) When the BOM bit is 11b (entry to CAN halt mode by a program) and the CANM bit in the CiCTLR register is set to 10b (CAN halt mode) during the bus-off state

The CAN module enters CAN halt mode when it is in the bus-off state and the CANM bit is set to 10b (CAN halt mode). The BORIF bit does not become 1 at this time.

If the CANM bit is not set to 10b during bus-off, the same behavior as (1) applies.

## 25.3 CAN Communication Speed Configuration

The following description explains about the CAN communication speed configuration.

### 25.3.1 CAN Clock Configuration

This group has a CAN clock selector.

The CAN clock can be configured by setting the CCLKS bit in the CiCLKR register and the BRP bit in the CiBCR register ( $i = 0$  to 2).

Figure 25.36 shows the block diagram of CAN clock generator.




Figure 25.36 Block Diagram of the CAN Clock Generator ( $i = 0$  to 2)

### 25.3.2 Bit Timing Configuration

The bit time is a single bit time for transmitting/receiving a message and consists of the three segments in the figure below.

Figure 25.37 shows the bit timing.




Figure 25.37 Bit Timing

### 25.3.3 Bit rate

The bit rate depends on the CAN clock ( $f_{CAN}$ ), the divisor of the baud rate prescaler, and the number of  $T_q$  of 1 bit time.

$$\text{Bit rate[bps]} = \frac{f_{CAN}}{\text{Baud rate prescaler division value}^{(1)} \times \text{number of } T_q \text{ of 1 bit time}} = \frac{f_{CANCLK}}{\text{Number of } T_q \text{ of 1 bit time}}$$

Note:

1. Divisor of the baud rate prescaler =  $P + 1$  ( $P = 0$  to 1023)  
P: Setting value of the BRP bit in the CiBCR register ( $i = 0$  to 2)

Table 25.10 lists bit rate examples.

**Table 25.10 Bit Rate Examples**

fCAN	32 MHz		24 MHz		20 MHz		16 MHz		8 MHz	
	No. of $T_q$	P+1	No. of $T_q$	P+1	No. of $T_q$	P+1	No. of $T_q$	P+1	No. of $T_q$	P+1
1 Mbps	8 $T_q$	4	8 $T_q$	3	10 $T_q$	2	8 $T_q$	2	8 $T_q$	1
	16 $T_q$	2			20 $T_q$	1	16 $T_q$	1		
500 kbps	8 $T_q$	8	8 $T_q$	6	10 $T_q$	4	8 $T_q$	4	8 $T_q$	2
	16 $T_q$	4	16 $T_q$	3	20 $T_q$	2	16 $T_q$	2	16 $T_q$	1
250 kbps	8 $T_q$	16	8 $T_q$	12	10 $T_q$	8	8 $T_q$	8	8 $T_q$	4
	16 $T_q$	8	16 $T_q$	6	20 $T_q$	4	16 $T_q$	4	16 $T_q$	2
83.3 kbps	8 $T_q$	48	8 $T_q$	36	8 $T_q$	30	8 $T_q$	24	8 $T_q$	12
	16 $T_q$	24	16 $T_q$	18	10 $T_q$	24	16 $T_q$	12	16 $T_q$	6
					16 $T_q$	15				
					20 $T_q$	12				
33.3 kbps	8 $T_q$	120	8 $T_q$	90	8 $T_q$	75	8 $T_q$	60	8 $T_q$	30
	10 $T_q$	96	10 $T_q$	72	10 $T_q$	60	10 $T_q$	48	10 $T_q$	24
	16 $T_q$	60	16 $T_q$	45	20 $T_q$	30	16 $T_q$	30	16 $T_q$	15
	20 $T_q$	48	20 $T_q$	36			20 $T_q$	24	20 $T_q$	12

## 25.4 Mailbox and Mask Register Structure

There are 32 mailboxes with the same structure.

Figure 25.38 shows the structure of registers C0MBj to C2MBj ( $j = 0$  to 31).




Figure 25.38 Structure of Registers C0MBj to C2MBj ( $i = 0$  to 2;  $j = 0$  to 31)

There are eight mask registers with the same structure.

Figure 25.39 shows the structure of registers C0MKRk to C2MKRk ( $k = 0$  to 7).






Figure 25.39 Structure of Registers C0MKRk to C2MKRk ( $i = 0$  to 2;  $k = 0$  to 7)

There are two FIFO received ID compare registers with the same structure.  
Figure 25.40 shows the structure of registers C0FIDCRn to C2FIDCRn (n = 0, 1).

b7								b0								Address		
																CAN0	CAN1	CAN2
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	47E20h + n × 4 + 0	47A20h + n × 4 + 0	47620h + n × 4 + 0
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	SID5	SID4	SID3	SID2	SID1	SID0	EID17	EID16	47E20h + n × 4 + 1	47A20h + n × 4 + 1	47620h + n × 4 + 1
SID5	SID4	SID3	SID2	SID1	SID0	EID17	EID16	IDE	RTR		SID10	SID9	SID8	SID7	SID6	47E20h + n × 4 + 2	47A20h + n × 4 + 2	47620h + n × 4 + 2
IDE	RTR		SID10	SID9	SID8	SID7	SID6									47E20h + n × 4 + 3	47A20h + n × 4 + 3	47620h + n × 4 + 3

CiFIDCRn register

**Figure 25.40 Structure of Registers C0FIDCRn to C2FIDCRn (i = 0 to 2; n = 0, 1)**

## 25.5 Acceptance Filtering and Masking Function

Acceptance filtering allows the user to receive messages with a specified range of multiple IDs for mailboxes.

Registers CiMKR0 to CiMKR7 can perform masking of the standard ID and the extended ID of 29 bits ( $i = 0$  to 2).

- The CiMKR0 register corresponds to mailboxes [0] to [3].
- The CiMKR1 register corresponds to mailboxes [4] to [7].
- The CiMKR2 register corresponds to mailboxes [8] to [11].
- The CiMKR3 register corresponds to mailboxes [12] to [15].
- The CiMKR4 register corresponds to mailboxes [16] to [19].
- The CiMKR5 register corresponds to mailboxes [20] to [23].
- The CiMKR6 register corresponds to mailboxes [24] to [27] in normal mailbox mode, and receive FIFO mailboxes [28] to [31] in FIFO mailbox mode.
- The CiMKR7 register corresponds to mailboxes [28] to [31] in normal mailbox mode, and receive FIFO mailboxes [28] to [31] in FIFO mailbox mode.

The CiMKIVLR register disables acceptance filtering individually for each mailbox.

The IDE bit in the CiMB $j$  register is enabled when the IDFM bit in the CiCTRL register is 10b (mixed ID mode) ( $j = 0$  to 31).

The RTR bit in the CiMB $j$  register selects a data frame or a remote frame.

In FIFO mailbox mode, normal mailboxes (mailboxes [0] to [23]) use the single corresponding register among registers CiMKR0 to CiMKR5 for acceptance filtering. Receive FIFO mailboxes (mailboxes [28] to [31]) use two registers CiMKR6 and CiMKR7 for acceptance filtering.

Also, the receive FIFO uses registers CiFIDCR0 and CiFIDCR1 for ID comparison. Bits EID, SID, RTR, and IDE in registers CiMB28 to CiMB31 for the receive FIFO are disabled. As acceptance filtering depends on the result of two ID-mask sets, two ranges of IDs can be received into the receive FIFO.

The CiMKIVLR register is disabled for the receive FIFO.

If both the settings for standard ID and extended ID are set in the IDE bits in registers CiFIDCR0 and CiFIDCR1 individually, both ID formats are received.

If both setting of data frame and remote frame are set in the RTR bits in registers CiFIDCR0 and CiFIDCR1 individually, both the data and remote frames are received.

When a combination of two ranges of IDs is not necessary, set the same mask value and the same ID into both of the FIFO ID/mask register sets.

Figure 25.41 shows the mask registers and their corresponding mailboxes, and Figure 25.42 shows acceptance filtering.







Figure 25.41 Mask Registers and Their Corresponding Mailboxes (i = 0 to 2)



**Figure 25.42 Acceptance Filtering (i = 0 to 2; j = 0 to 31; k = 0 to 7)**

## 25.6 Reception and Transmission

Table 25.11 lists the CAN communication mode configuration.

**Table 25.11 Configuration for CAN Reception Mode and Transmission Mode**

TRMREQ	RECREQ	ONESHOT	Communication Mode of Mailbox
0	0	0	Mailbox disabled or transmission being aborted
0	0	1	Configurable only when transmission or reception from a mailbox (programmed in one-shot mode) is aborted
0	1	0	Configured as a receive mailbox for a data frame or a remote frame
0	1	1	Configured as a one-shot receive mailbox for a data frame or a remote frame
1	0	0	Configured as a transmit mailbox for a data frame or a remote frame
1	0	1	Configured as a one-shot transmit mailbox for a data frame or a remote frame
1	1	0	Do not set
1	1	1	Do not set

TRMREQ, RECREQ, and ONESHOT: Bits in the CiMCTLj register (i = 0 to 2; j = 0 to 31)

When a mailbox is configured as a receive mailbox or a one-shot receive mailbox, note the following:

- (1) Before a mailbox is configured as a receive mailbox or a one-shot receive mailbox, set the CiMCTLj register to 00h (i = 0 to 2; j = 0 to 31).
- (2) A received message is stored into the first mailbox that matches the condition according to the result of receive mode configuration and acceptance filtering. Upon deciding which mailbox stores the received message, the mailbox with the smaller number has higher priority.
- (3) When transmitting a message in CAN operation mode, the CAN module does not receive the message even if its ID matches the ID of its own mailbox for reception. However, the CAN module receives the message and returns an ACK in self test mode.


When a mailbox is configured as a transmit mailbox or a one-shot transmit mailbox, note the following:

- (1) Before a mailbox is configured as a transmit mailbox or one-shot transmit mailbox, ensure that the CiMCTLj register is 00h and that there is no pending abort process.

### 25.6.1 Reception

Figure 25.43 shows an operation example of data frame reception in overwrite mode.

This example shows the operation of overwriting the first message when the CAN module receives two consecutive CAN messages that match the receiving conditions of the CiMCTL0 register ( $i = 0$  to  $2$ ).




**Figure 25.43 Operation Example of Data Frame Reception in Overwrite Mode ( $i = 0$  to  $2$ ;  $j = 0$  to  $31$ )**

- (1) When an SOF is detected on the CAN bus, the RECST bit in the CiSTR register becomes 1 (reception in progress) if the CAN module has no message ready to start transmission.
- (2) The acceptance filter procedure starts at the beginning of the CRC field to select the receive mailbox.
- (3) After a message has been received, the NEWDATA bit in the CiMCTLj register for the receive mailbox becomes 1 (new data being updated/stored in the mailbox) ( $j = 0$  to  $31$ ). Simultaneously, the INVALIDDATA bit in the CiMCTLj register becomes 1 (message is being updated), and then the INVALIDDATA bit becomes 0 (message valid) again after the complete message is transferred to the mailbox.
- (4) When the interrupt enable bit in the CiMIER register for the receive mailbox is 1 (interrupt enabled), the CANi reception complete interrupt request is generated. This interrupt occurs when the INVALIDDATA bit becomes 0.
- (5) After reading the message from the mailbox, the NEWDATA bit needs to be set to 0 by a program.
- (6) In overwrite mode, if the next CAN message has been received into a mailbox whose NEWDATA bit is still set to 1, the MSGLOST bit in the CiMCTLj register becomes 1 (message has been overwritten). The new received message is transferred to the mailbox. The CANi reception complete interrupt request is generated the same as in (4).

Figure 25.44 shows an operation example of data frame reception in overrun mode.

This example shows the operation of overrunning the second message when the CAN module receives two consecutive CAN messages that match the receiving conditions of the CiMCTL0 register ( $i = 0$  to 2).




**Figure 25.44 Operation Example of Data Frame Reception in Overrun Mode ( $i = 0$  to 2;  $j = 0$  to 31)**

(1) to (5) are the same as overwrite mode.

(6) In overrun mode, if the next message has been received before the NEWDATA bit is set to 0, the MSGLOST bit in the CiMCTLj register becomes 1 (message has been overrun) ( $j = 0$  to 31). The new received message is discarded and a CANi error interrupt request is generated if the corresponding interrupt enable bit in the CiEIER register is 1 (interrupt enabled).

## 25.6.2 Transmission

Figure 25.45 shows an operation example of data frame transmission. This example shows an operation of transmitting messages that have been set in registers CiMCTL0 and CiMCTL1 ( $i = 0$  to 2).



**Figure 25.45 Operation Example of Data Frame Transmission ( $i = 0$  to 2;  $j = 0$  to 31)**

- (1) When the TRMREQ bit in the CiMCTLj register is set to 1 (transmit mailbox) in the bus-idle state, the mailbox scan procedure starts to decide the highest-priority mailbox for transmission ( $j = 0$  to 31). Once the transmit mailbox is decided, the TRMACTIVE bit in the CiMCTLj register becomes 1 (from when a transmission request is received until transmission is completed, or an error/arbitration lost has occurred), the TRMST bit in the CiSTR register becomes 1 (transmission in progress), and the CAN module starts transmission. <sup>(1)</sup>
- (2) If other TRMREQ bits are set, the transmission scan procedure starts with the CRC delimiter for the next transmission.
- (3) If transmission is completed without losing arbitration, the SENDDATA bit in the CiMCTLj register becomes 1 (transmission completed) and the TRMACTIVE bit becomes 0 (transmission is pending, or no transmission request). If the interrupt enable bit in the CiMIER register is 1 (interrupt enabled), the CANi transmission complete interrupt request is generated.
- (4) When requesting the next transmission from the same mailbox, set bits SENDDATA and TRMREQ to 0, then set the TRMREQ bit to 1 after checking that bits SENDDATA and TRMREQ have been set to 0.

Note:

1. If arbitration is lost after the CAN module starts transmission, the TRMACTIVE bit becomes 0. The transmission scan procedure is performed again to search for the highest-priority transmit mailbox from the beginning of the CRC delimiter. If an error occurs either during transmission or following the loss of arbitration, the transmission scan procedure is performed again from the start of the error delimiter to search for the highest-priority transmit mailbox.

## 25.7 CAN Interrupts

The CAN module provides the following CAN interrupts:

- CANi wakeup interrupt (i = 0 to 2)
- CANi reception complete interrupt
- CANi transmission complete interrupt
- CANi receive FIFO interrupt
- CANi transmit FIFO interrupt
- CANi error interrupt


There are eight types of interrupt sources for the CANi error interrupts. These sources can be determined by checking the CiEIFR register.

- Bus error
- Error-warning
- Error-passive
- Bus-off entry
- Bus-off recovery
- Receive overrun
- Overload frame transmission
- Bus lock

## 26. I/O Pins

Each pin of the MCU functions as a programmable I/O port or an I/O pin for integrated peripherals. These functions can be switched by the function select registers. The pull-up resistors are enabled for every group of four pins. However, when a pin functions as an output pin, a pull-up resistor is disabled regardless of the register settings.

Figure 26.1 shows a block diagram of typical I/O pin.



**Figure 26.1** Typical I/O Pin Block Diagram ( $i = 0$  to  $15$ ;  $j = 0$  to  $7$ )

The registers to control I/O pins are as follows: port  $P_i$  direction register ( $PDi$  register), output function select registers, and pull-up control registers. The  $PDi$  register selects the input or output state of pins. The output function select registers which select output function consist of bits  $PSEL2$  to  $PSEL0$ , and  $ASEL$ . Bits  $PSEL2$  to  $PSEL0$  select a function as a programmable I/O or peripheral output (except analog output). The  $ASEL$  bit prevents the increase in power consumption of input buffer caused by an intermediate potential when a pin functions as an analog I/O pin. The pull-up control registers enable/disable the pull-up resistors. To use a pin as an analog I/O pin, set the  $PDi_j$  bit to 0 (input), bits  $PSEL2$  to  $PSEL0$  to 000b, and the  $ASEL$  bit to 1.

The input-only port  $P8\_5$  shares a pin with  $\overline{NMI}$  and has neither function select register nor the corresponding direction bit. Port  $P14\_1$  also functions as an input-only port. The function select register and bit 1 in the  $PD14$  register are reserved. Port  $P9$  is protected from unexpected write accesses by the  $PRC2$  bit in the  $PRCR$  register. Ports  $P3$ ,  $P7$ , and  $P8$  are protected from unexpected write accesses by the  $PRC30$  bit in the  $PRCR3$  register (refer to 9. "Protection").




## 26.1 Port Pi Direction Register (PDi Register, i = 0 to 15)

The PDi register selects the input or output state of pins. Bits in this register correspond to respective pins.

Figure 26.2 shows the PDi register.

No register bit is provided for port P8\_5. For port P14\_1, a reserved bit is provided.

The PD9 register is protected from unexpected write accesses by setting the PRC2 bit in the PRCR register. Registers PD3, PD7, and PD8 are protected by the PRC30 bit in the PRCR3 register (refer to 9. "Protection").



**Figure 26.2 Registers PD0 to PD15**

## 26.2 Output Function Select Registers

When a programmable I/O port and peripheral output share a pin, these registers select the output function of the pin. Regardless of the register settings, signals are input to all the connected peripherals. An output function select register consists of bits PSEL2 to PSEL0, and ASEL. Bits PSEL2 to PSEL0 select a function as programmable I/O or peripheral output (except analog output). The ASEL bit prevents the increase in power consumption caused by an intermediate potential generated when a pin functions as an analog I/O pin.


Table 26.1 shows the peripherals assigned to each PSEL2 to PSEL0 bit combination, and Figures 26.3 to 26.18 show the function select registers.

Note that ports P8\_5 and P14\_1 (input only) have no output function select registers.

The P9\_iS register is protected from unexpected write accesses by setting the PRC2 bit in the PRCR register and registers P3\_iS, P7\_iS, and P8\_iS are protected by the PRC30 bit in the PRCR3 register (refer to 9. "Protection").

**Table 26.1 Peripheral Assignment**


Bits PSEL2 to PSEL0	Peripherals
001b	Timer
010b	Three-phase motor control timers, Serial bus interfaces 0, 1, and 2
011b	UART, LIN module
100b	UART special function, CAN channel 2
101b	Intelligent I/O groups 0 and 2, CAN channel 0, LIN module
110b	Intelligent I/O groups 1 and 3, CAN channel 1
111b	Serial bus interface 2



**Figure 26.3 Registers P0\_0S to P0\_7S**

Port P0<sub>i</sub> shares a pin with the AN0<sub>i</sub> input for the A/D converter (i = 0 to 7).


To use it as a programmable I/O port, set the P0<sub>i</sub>S register to 00h. To use it as an A/D converter input pin, set this register to 80h and the PD0<sub>i</sub> bit to 0 (port P0<sub>i</sub> functions as an input port).



**Figure 26.4 Registers P1\_0S to P1\_7S**

Port P1<sub>i</sub> shares a pin with the serial bus interface (SBI0), AN15<sub>i</sub> input for the A/D converter, intelligent I/O groups 0 and 1 (IIO0 and IIO1), and external interrupt inputs (i = 0 to 7).


To use it as an output pin, set the PD1<sub>i</sub> bit to 1 (port P1<sub>i</sub> functions as an output port) and select a function according to Figure 26.4. To use it as an input pin (except for the A/D converter), set the PD1<sub>i</sub> bit to 0 (port P1<sub>i</sub> functions as an input port). To use it as an A/D converter input pin, set this register to 80h and the PD1<sub>i</sub> bit to 0 (port P1<sub>i</sub> functions as an input port).



**Figure 26.5 Registers P2\_0S to P2\_7S**

Port P2<sub>i</sub> shares a pin with the AN2<sub>i</sub> for the A/D converter (i = 0 to 7).


To use it as a programmable I/O port, set the P2<sub>i</sub>S register to 00h. To use it as an A/D converter input pin, set this register to 80h and the PD2<sub>i</sub> bit to 0 (port P2<sub>i</sub> functions as an input port).



**Figure 26.6 Registers P3\_0S to P3\_7S**

Port P3<sub>i</sub> shares a pin with the timer output, three-phase motor control output, serial interface (UART4), and LIN module (i = 0 to 7).


To use it as an output pin, set the PD3<sub>i</sub> bit to 1 (port P3<sub>i</sub> functions as an output port) and select a function according to Figure 26.6. To use it as an input pin, set the PD3<sub>i</sub> bit to 0 (port P3<sub>i</sub> functions as an input port).



**Figure 26.7 Registers P4\_0S to P4\_7S**

Port P4<sub>i</sub> shares a pin with the serial interface (UART3), serial bus interface (SBI1), LIN module, and intelligent I/O group 1 (IIO1) (i = 0 to 7).


To use it as an output pin, set the PD4<sub>i</sub> bit to 1 (port P4<sub>i</sub> functions as an output port) and select a function according to Figure 26.7. To use it as an input pin, set the PD4<sub>i</sub> bit to 0 (port P4<sub>i</sub> functions as an input port).



**Figure 26.8 Registers P5\_0S to P5\_7S**

Port P5<sub>i</sub> shares a pin with the serial bus interface (SBI2) and intelligent I/O group 0 (IIO0) (i = 0 to 7). To use it as an output pin, set the PD5<sub>i</sub> bit to 1 (port P5<sub>i</sub> functions as an output port) and select a function according to Figure 26.8. To use it as an input pin, set the PD5<sub>i</sub> bit to 0 (port P5<sub>i</sub> functions as an input port).






**Figure 26.9 Registers P6\_0S to P6\_7S**


Port P6<sub>i</sub> shares a pin with the serial bus interface (SBI0 and SBI1), serial interface (UART0 and UART1), and CAN module (CAN2) (i = 0 to 7).

To use it as an output pin, set the PD6<sub>i</sub> bit to 1 (port P6<sub>i</sub> functions as an output port) and select a function according to Figure 26.9. To use it as an input pin, set the PD6<sub>i</sub> bit to 0 (port P6<sub>i</sub> functions as an input port).



**Figure 26.10 Registers P7\_0S to P7\_7S**


Port P7<sub>i</sub> shares a pin with the timer, three-phase motor control, serial interface (UART2 to UART4), serial bus interface (SBI2), intelligent I/O group 1 (IIO1), LIN module, and CAN module (i = 0 to 7). To use it as an output pin, set the PD7<sub>i</sub> bit to 1 (port P7<sub>i</sub> functions as an output port) and select a function according to Figure 26.10. To use it as an input pin, set the PD7<sub>i</sub> bit to 0 (port P7<sub>i</sub> functions as an input port).



**Figure 26.11 Registers P8\_0S to P8\_4S, P8\_6S, and P8\_7S**

Port P8<sub>i</sub> shares a pin with the timer, three-phase motor control, serial interface (UART3), intelligent I/O group 1 (IIO1), LIN module, CAN module, and external interrupt inputs (i = 0 to 4, 6, 7).

To use it as an output pin, set the PD8<sub>i</sub> bit to 1 (port P8<sub>i</sub> functions as an output port) and select a function according to Figure 26.11. To use it as an input pin, set the PD8<sub>i</sub> bit to 0 (port P8<sub>i</sub> functions as an input port).




**Figure 26.12 Registers P9\_0S to P9\_7S**

Port P9<sub>i</sub> shares a pin with the serial interface (UART3 and UART4), LIN module, and CAN module (i = 0 to 7). Ports P9\_3 to P9\_6 also share a pin with the A/D converter I/O (ANEX0 and ANEX1) and D/A converter output.

To use it as the A/D converter pin or the D/A converter pin, set the P9<sub>i</sub>S register to 80h and the PD9<sub>i</sub> bit to 0 (port P9<sub>i</sub> functions as an input port) irrespective of the I/O state.


To use it as an output pin for functions other than the A/D converter or the D/A converter, set the PD9<sub>i</sub> bit to 1 (port P9<sub>i</sub> functions as an output port) and select a function according to Figure 26.12. To use it as an input pin of functions other than the A/D converter or the D/A converter, set the PD9<sub>i</sub> bit to 0 (port P9<sub>i</sub> functions as an input port).



**Figure 26.13 Registers P10\_0S to P10\_7S**

Port P10<sub>i</sub> shares a pin with the AN<sub>i</sub> input for the A/D converter and key input interrupts (i = 0 to 7).


To use it as a programmable I/O port, set the P10<sub>i</sub>S register to 00h. To use it as an input pin (except for the A/D converter), set the PD10<sub>i</sub> bit to 0 (port P10<sub>i</sub> functions as an input port). To use it as an input pin for the A/D converter, set the P10<sub>i</sub>S register to 80h and the PD10<sub>i</sub> bit to 0 (port P10<sub>i</sub> functions as an input port).



**Figure 26.14 Registers P11\_0S to P11\_4S**

Port P11<sub>i</sub> shares a pin with intelligent I/O group 1 (IIO1) and the LIN module (i = 0 to 4).


To use it as an output pin, set the PD11<sub>i</sub> bit to 1 (port P11<sub>i</sub> functions as an output port) and select a function according to Figure 26.14. To use it as an input pin, set the PD11<sub>i</sub> bit to 0 (port P11<sub>i</sub> functions as an input port).



**Figure 26.15 Registers P12\_0S to P12\_7S**

Port P12<sub>i</sub> shares a pin with the serial bus interface (SBI0 and SBI1) and intelligent I/O group 2 (IIO2) (i = 0 to 7).

To use it as an output pin, set the PD12<sub>i</sub> bit to 1 (port P12<sub>i</sub> functions as an output port) and select a function according to Figure 26.15. To use it as an input pin, set the PD12<sub>i</sub> bit to 0 (port P12<sub>i</sub> functions as an input port).




**Figure 26.16 Registers P13\_0S to P13\_7S**

Port P13<sub>i</sub> shares a pin with intelligent I/O group 3 (IIO3) and the LIN module (i = 0 to 7).


To use it as an output pin, set the PD13<sub>i</sub> bit to 1 (port P13<sub>i</sub> functions as an output port) and select a function according to Figure 26.16. To use it as an input pin, set the PD13<sub>i</sub> bit to 0 (port P13<sub>i</sub> functions as an input port).





**Figure 26.17 Registers P14\_3S to P14\_6S**

Port P14<sub>i</sub> shares a pin with external interrupt inputs. Set the P14<sub>i</sub>S register to 00h (I/O port) (i = 3 to 6).



**Figure 26.18 Registers P15\_0S to P15\_7S**

Port P15<sub>i</sub> shares a pin with the serial interface (UART3 and UART4), intelligent I/O group 0 (IIO0), and AN15<sub>i</sub> input for the A/D converter (i = 0 to 7).

To use it as an output pin, set the PD15<sub>i</sub> bit to 1 (port P15<sub>i</sub> functions as an output port) and select a function according to Figure 26.18. To use it as an input pin (except for the A/D converter), set the PD15<sub>i</sub> bit to 0 (port P15<sub>i</sub> functions as an input port). To use it as an input pin for the A/D converter, set the P15<sub>i</sub>S register to 80h and the PD15<sub>i</sub> bit to 0.

### 26.3 Input Function Select Registers

When a peripheral input is assigned to multiple pins, these registers select which input pin should be connected to the peripheral.

Figures 26.19 to 26.24 show the input function select registers.







Figure 26.19 IFS0 Register




**Figure 26.20 IFS1 Register**




**Figure 26.21 IFS2 Register**



**Figure 26.22 IFS5 Register**



**Figure 26.23 IFS6 Register**



**Figure 26.24 IFS7 Register**



## 26.4 Pull-up Control Registers 0 to 4 (Registers PUR0 to PUR4)

Figures 26.25 to 26.29 show registers PUR0 to PUR4.

These registers enable/disable the pull-up resistors for every group of four pins. To enable the pull-up resistors, set the corresponding bits in registers PUR0 to PUR4 to 1 (pull-up resistor enabled) and the respective bits in the direction register to 0 (input).




Figure 26.25 PUR0 Register







Figure 26.26 PUR1 Register



**Figure 26.27 PUR2 Register**



**Figure 26.28 PUR3 Register**




**Figure 26.29 PUR4 Register**


## 26.5 Port Control Register (PCR Register)

Figure 26.30 shows the PCR register.

This register selects an output mode for port P1 between push-pull output and pseudo-N-channel open drain output. When the PCR0 bit is set to 1, the P-channel transistor in the output buffer is turned off. Note that port P1 cannot be a perfect open drain output due to remaining parasitic diode. The absolute maximum rating of the input voltage is, therefore,  $-0.3\text{ V}$  to  $V_{CC} + 0.3\text{ V}$  (refer to Figure 26.31).



**Figure 26.30 PCR Register**



**Figure 26.31 Port P1 Output Buffer Configuration**

## 26.6 Configuring Unused Pins


Tables 26.2 and Figure 26.33 show examples of configuring unused pins on the board.

**Table 26.2 Unused Pin Configuration in Single-chip Mode (1)**

Pin Name	Setting
Ports P0 to P15 (excluding ports P8_5 and P14_1) (2)	Configure as input ports so that each pin is connected to VSS via its own resistor; (3) or configure as output ports to leave the pins open
P14_1	Connect the pin to VSS via a resistor (3)
XOUT (4)	Leave pin open
$\overline{\text{NMI}}$ (P8_5)	Connect the pin to VCC via a resistor (3)
AVCC	Connect the pin to VCC
AVSS, VREF	Connect the pin to VSS
NSD	Connect the pin to VCC via a resistor of 1 to 4.7 k $\Omega$

Notes:

- Unused pins should be wired within 2 cm of the MCU.
- When configuring the pins as output ports to leave them open, note that ports as inputs remain unchanged from when the reset is released until the mode transition is completed. During this transition, the power supply current may increase due to an undefined voltage level of the pins. In addition, the direction register value may change due to noise or program runaway caused by the noise. To avoid these situations, reconfigure the direction register regularly by software, which may achieve higher program reliability.
- Select a resistance value that is appropriate for the system. A range from 10 to 100 k $\Omega$  is recommended
- This setting is applicable when an external clock is applied to the XIN pin.



**Figure 26.32 Pull-up/Pull-down Resistors**




Figure 26.33 Unused Pin Configuration

## 27. Flash Memory

### 27.1 Overview

The flash memory can be programmed in the following three modes: CPU rewrite mode, standard serial I/O mode, and parallel I/O mode.

Table 27.1 lists specifications of the flash memory and Table 27.2 shows the overview of each rewrite mode.

**Table 27.1 Flash Memory Specifications**

Item	Specification
Rewrite modes	CPU rewrite mode, standard serial I/O mode, parallel I/O mode
Structure	Block architecture. Refer to Figure 27.1
Program operation	8-byte basis
Erase operation	1-block basis
Program and erase control method	Software commands
Protection types	Lock bit protect, ROM code protect, ID code protect
Software commands	9

**Table 27.2 Flash Memory Rewrite Mode Overview**

Rewrite Mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	CPU executes a software command to rewrite the flash memory EW0 mode: Rewritable in areas other than the on-chip flash memory EW1 mode: Rewritable in areas other than specified blocks to be rewritten	A dedicated serial programmer rewrites the flash memory Standard serial I/O mode 1: Synchronous serial I/O selected Standard serial I/O mode 2: UART selected	A dedicated parallel programmer rewrites the flash memory
CPU operating mode	Single-chip mode	Standard serial I/O mode	Parallel I/O mode
Programmer	—	Serial programmer	Parallel programmer
On-board programming	Supported	Supported	Not supported

Figure 27.1 shows the on-chip flash memory structure.

The on-chip flash memory contains program area to store user programs, and data area/data flash to store the result of user programs. The program area consists of blocks 0 to 17, and data area/data flash consists of blocks A and B.

Each block can be individually protected (locked) from programming or erasing by setting the lock bit.




Figure 27.1 On-chip Flash Memory Block Diagram



## 27.2 Flash Memory Protection

There are three types of protection as shown in Table 27.3. Lock bit protection is intended to prevent accidental write or erase by program runaway. ROM code protection and ID code protection are intended to prevent read or write by a third party.

**Table 27.3 Protection Types and Characteristics**

Protection Type	Lock Bit Protection	ROM Code Protection	ID Code Protection
Protected operations	Erase, write	Read, write	Read, erase, write
Protection available in	CPU rewrite mode Standard serial I/O mode Parallel I/O mode	Parallel I/O mode	Standard serial I/O mode
Protection available for	Individual blocks	Entire flash memory	Entire flash memory
Protection settings	Setting 0 to the lock bit of block to be protected	Setting the protect bit of any block to 0	Writing the program which has set an ID code to specified address
Protection disabled by	Setting the LBD bit in the FMR register to 1 (lock bit protection disabled), or by erasing the blocks whose lock bits are set to 0 to permanently disable the protection	Erasing all blocks whose protect bits are set to 0	Sending a proper ID code from the serial programmer

### 27.2.1 Lock Bit Protection

This protection can be used in all three rewrite modes. When the lock bit protection is enabled, all blocks whose lock bits are set to 0 (locked) are protected against programming and erasing.

To set the lock bit to 0, the lock bit program command must be issued.

To temporarily disable the protection of all protected blocks, disable the lock bit protection itself by setting the LBD bit in the FMR1 register to 1 (lock bit protection disabled). The protection of a protected block is disabled permanently and its lock bit becomes 1 (unlocked) if the block is erased.

### 27.2.2 ROM Code Protection

This protection can only be used in parallel I/O mode. When the ROM code protection is enabled, the entire flash memory is protected against reading and writing.

To disable the protection, erase all the blocks whose protect bits are set to 0 (protected).

Each block has two protect bits. Setting any protect bit to 0 by a software command enables the protection for the entire flash memory. Table 27.4 lists protect bit addresses.


**Table 27.4 Protect Bit Addresses**

Block	Protect Bit 0	Protect Bit 1
Block B	00060100h	00060300h
Block A	00061100h	00061300h
Block 17	FFF00100h	FFF00300h
Block 16	FFF10100h	FFF10300h
Block 15	FFF20100h	FFF20300h
Block 14	FFF30100h	FFF30300h
Block 13	FFF40100h	FFF40300h
Block 12	FFF50100h	FFF50300h
Block 11	FFF60100h	FFF60300h
Block 10	FFF70100h	FFF70300h
Block 9	FFF80100h	FFF80300h
Block 8	FFF90100h	FFF90300h
Block 7	FFFA0100h	FFFA0300h
Block 6	FFFB0100h	FFFB0300h
Block 5	FFFC0100h	FFFC0300h
Block 4	FFFD0100h	FFFD0300h
Block 3	FFFE0100h	FFFE0300h
Block 2	FFFE8100h	FFFE8300h
Block 1	FFFF0100h	FFFF0300h
Block 0	FFFF8100h	FFFF8300h

### 27.2.3 ID Code Protection

This protection can only be used in standard serial I/O mode. A command from the serial programmer is to be accepted when the 7-byte ID code sent from the serial programmer matches the ID code programmed in the flash memory. However, when the reset vector is FFFFFFFFh, the ID code check is skipped because the flash memory is considered to be blank. When the reset vector is FFFFFFFFh and the ROM code protection is enabled, only the block erase command is accepted.


The ID codes sent from the serial programmer are consecutively numbered as ID1, ID2, ..., and ID7. ID codes programmed in the flash memory, also numbered as ID1, ID2, ..., and ID7, are assigned to addresses FFFFFFFE8h, FFFFFFFE9h, ..., and FFFFFFFEEh as shown in Figure 27.2. The ID code protection is enabled when a program which has an ID code set in the corresponding address is written to the flash memory.



**Figure 27.2** Addresses for ID Code Stored

### 27.3 CPU Rewrite Mode

In CPU rewrite mode, the CPU executes software commands to rewrite the flash memory. The CPU accesses the flash memory not via the CPU buses, but via the dedicated flash memory rewrite buses (refer to Figure 27.3).



**Figure 27.3 Flash Memory Access Path in CPU Rewrite Mode**

Bus setting for flash memory rewrite should be performed by the FEBC register. Refer to 27.3.1 “Flash Memory Rewrite Bus Timing” and 29. “Electrical Characteristics” for the appropriate bus setting.

The CPU rewrite mode contains modes EW0 and EW1 as shown in Table 27.5.


**Table 27.5 EW0 and EW1 Modes**

Item	EW0 Mode	EW1 Mode
Rewrite program executable spaces	Spaces other than the on-chip flash memory	Internal spaces other than specified blocks to be rewritten, internal RAM
Restrictions on software commands	None	<ul style="list-style-type: none"> <li>• Do not execute either the program command or the block erase command for blocks where the rewrite control programs are written to</li> <li>• Do not execute the enter read status register mode command</li> <li>• Execute the enter read lock bit status mode command in RAM</li> <li>• Execute the enter read protect bit status mode command in RAM</li> </ul>
Mode after program/erase operation	Read status register mode	Read array mode
CPU state during program/erase operation	Operating	In a hold state (I/O ports maintain the state before the command was executed)
Flash memory state detection by	<ul style="list-style-type: none"> <li>• Reading the FMSR0 register by a program</li> <li>• Executing the enter read status register mode command to read data</li> </ul>	<ul style="list-style-type: none"> <li>• Reading the FMSR0 register by a program</li> </ul>
Other restrictions	None	<ul style="list-style-type: none"> <li>• The watchdog timer is disabled in count source protect mode</li> <li>• Disable interrupts (except NMI) and DMA transfer during program/erase operation</li> </ul>

To select CPU rewrite mode, the FEW bit in the FMCR register should be set to 1. Then, EW0 mode/EW1 mode can be selected by setting the EWM bit in the FMR0 register.

Registers FMCR and FMR0 are protected by registers PRR and FPR0, respectively.

Figures 27.4 to 27.12 show associated registers.



**Figure 27.4 FMCR Register**




Figure 27.5 FEBC Register




Figure 27.6 FPR0 Register




Figure 27.7 FMR0 Register






Figure 27.8 FMR1 Register






Figure 27.9 FMSR0 Register



**Figure 27.10 FBPM0 Register**



**Figure 27.11 FBPM1 Register**




Figure 27.12 FBPM2 Register

### 27.3.1 Flash Memory Rewrite Bus Timing

The bus setting for the flash memory rewrite is performed by setting the FEBC register. This section specifically describes the setting of the FEBC register.

The reference clock is the base clock set with bits BCD1 and BCD0 in the CCR register. Time duration including  $t_{su}$ ,  $t_w$ ,  $t_c$ , and  $t_h$  are specified by the number of base clock cycles.

Tables 27.6 to 27.8 show the correlation of the read cycle and setting of bits MPY1, MPY0, and FWR4 to FWR0, according to peripheral bus clock divide ratios. Tables 27.9 to 27.11 show the correlation of the write cycle and setting of bits MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0. Associated read/write timings are illustrated in Figures 27.13 and 27.14, respectively.

Read/write cycle timing is selected from the tables below to meet the timing requirements in the CPU rewrite mode described in the electrical characteristics.




Figure 27.13 Read Timing

Table 27.6 Read Cycle and Bit Settings: MPY1, MPY0, and FWR4 to FWR0, When Peripheral Bus Clock is Divided by 2 (unit: cycles)

FWR3 to FWR0 Bit Settings		FWR4 Bit Settings	MPY1 and MPY0 Bit Settings							
			10b				11b			
			$mpy = 3$				$mpy = 4$			
			$t_{su}(S-R),$ $t_{su}(A-R)$	$t_w(R)$	$t_{CR}$	$t_h(R-S),$ $t_h(R-A)$	$t_{su}(S-R),$ $t_{su}(A-R)$	$t_w(R)$	$t_{CR}$	$t_h(R-S),$ $t_h(R-A)$
0000b	$wr = 1$	0	4	3	4	0	6	5	6	0
		1	6	5	6	0	6	5	6	0
0001b	$wr = 2$	0	8	7	8	0	10	9	10	0
		1	8	7	8	0	10	9	10	0
0101b	$wr = 3$	0	10	9	10	0	14	13	14	0
		1	12	11	12	0	14	13	14	0
0110b	$wr = 4$	0	14	13	14	0	18	17	18	0
		1	14	13	14	0	18	17	18	0
1010b	$wr = 5$	0	16	15	16	0	22	21	22	0
		1	18	17	18	0	22	21	22	0
1011b	$wr = 6$	0	20	19	20	0	26	25	26	0
		1	20	19	20	0	26	25	26	0
1111b	$wr = 7$	0	22	21	22	0	30	29	30	0
		1	24	23	24	0	30	29	30	0

**Table 27.7 Read Cycle and Bit Settings: MPY1, MPY0, and FWR4 to FWR0, When Peripheral Bus Clock is Divided by 3 (unit: cycles)**

FWR3 to FWR0 Bit Settings		FWR4 Bit Settings	MPY1 and MPY0 Bit Settings							
			10b				11b			
			<i>mpy = 3</i>				<i>mpy = 4</i>			
			tsu(S-R), tsu(A-R)	tw(R)	tCR	th(R-S), th(R-A)	tsu(S-R), tsu(A-R)	tw(R)	tCR	th(R-S), th(R-A)
0000b	<i>wr = 1</i>	0	6	4.5	6	0	6	4.5	6	0
		1	6	4.5	6	0	6	4.5	6	0
0001b	<i>wr = 2</i>	0	9	7.5	9	0	9	7.5	9	0
		1	9	7.5	9	0	12	10.5	12	0
0101b	<i>wr = 3</i>	0	12	10.5	12	0	15	13.5	15	0
		1	12	10.5	12	0	15	13.5	15	0
0110b	<i>wr = 4</i>	0	15	13.5	15	0	18	16.5	18	0
		1	15	13.5	15	0	18	16.5	18	0
1010b	<i>wr = 5</i>	0	18	16.5	18	0	21	19.5	21	0
		1	18	16.5	18	0	24	22.5	24	0
1011b	<i>wr = 6</i>	0	21	19.5	21	0	27	25.5	27	0
		1	21	19.5	21	0	27	25.5	27	0
1111b	<i>wr = 7</i>	0	24	22.5	24	0	30	28.5	30	0
		1	24	22.5	24	0	30	28.5	30	0

**Table 27.8 Read Cycle and Bit Settings: MPY1, MPY0, and FWR4 to FWR0, When Peripheral Bus Clock is Divided by 4 (unit: cycles)**

FWR3 to FWR0 Bit Settings		FWR4 Bit Settings	MPY1 and MPY0 Bit Settings							
			10b				11b			
			<i>mpy = 3</i>				<i>mpy = 4</i>			
			tsu(S-R), tsu(A-R)	tw(R)	tCR	th(R-S), th(R-A)	tsu(S-R), tsu(A-R)	tw(R)	tCR	th(R-S), th(R-A)
0000b	<i>wr = 1</i>	0	4	2	4	0	8	6	8	0
		1	8	6	8	0	8	6	8	0
0001b	<i>wr = 2</i>	0	8	6	8	0	12	10	12	0
		1	8	6	8	0	12	10	12	0
0101b	<i>wr = 3</i>	0	12	10	12	0	16	14	16	0
		1	12	10	12	0	16	14	16	0
0110b	<i>wr = 4</i>	0	16	14	16	0	20	18	20	0
		1	16	14	16	0	20	18	20	0
1010b	<i>wr = 5</i>	0	16	14	16	0	24	22	24	0
		1	20	18	20	0	24	22	24	0
1011b	<i>wr = 6</i>	0	20	18	20	0	28	26	28	0
		1	20	18	20	0	28	26	28	0
1111b	<i>wr = 7</i>	0	24	22	24	0	32	30	32	0
		1	24	22	24	0	32	30	32	0




Figure 27.14 Write Timing

Table 27.9 Write Cycle and Bit Settings: MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0, When Peripheral Bus Clock is Divided by 2 (unit: cycles)

FSUW1 and FSUW0 Bit Settings	FWW1 and FWW0 Bit Settings	MPY1 and MPY0 Bit Settings									
		10b					11b				
		<i>mpy</i> = 3					<i>mpy</i> = 4				
		tsu(S-W), tsu(A-W)	tw(W)	tcw	th(W-S), th(W-A)	tsu(S-W), tsu(A-W)	tw(W)	tcw	th(W-S), th(W-A)		
00b	<i>suw</i> = 0	00b	<i>ww</i> = 1	1	3	6	2	1	4	6	1
		01b	<i>ww</i> = 2	1	6	8	1	1	8	10	1
		10b	<i>ww</i> = 3	1	9	12	2	1	12	14	1
		11b	<i>ww</i> = 4	1	12	14	1	1	16	18	1
01b	<i>suw</i> = 1	00b	<i>ww</i> = 1	4	3	8	1	5	4	10	1
		01b	<i>ww</i> = 2	4	6	12	2	5	8	14	1
		10b	<i>ww</i> = 3	4	9	14	1	5	12	18	1
		11b	<i>ww</i> = 4	4	12	18	2	5	16	22	1
10b	<i>suw</i> = 2	00b	<i>ww</i> = 1	7	3	12	2	9	4	14	1
		01b	<i>ww</i> = 2	7	6	14	1	9	8	18	1
		10b	<i>ww</i> = 3	7	9	18	2	9	12	22	1
		11b	<i>ww</i> = 4	7	12	20	1	9	16	26	1
11b	<i>suw</i> = 3	00b	<i>ww</i> = 1	10	3	14	1	13	4	18	1
		01b	<i>ww</i> = 2	10	6	18	2	13	8	22	1
		10b	<i>ww</i> = 3	10	9	20	1	13	12	26	1
		11b	<i>ww</i> = 4	10	12	24	2	13	16	30	1

**Table 27.10 Write Cycle and Bit Settings: MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0, When Peripheral Bus Clock is Divided by 3 (unit: cycles)**

FSUW1 and FSUW0 Bit Settings		FWW1 and FWW0 Bit Settings		MPY1 and MPY0 Bit Settings							
				10b				11b			
				<i>mpy = 3</i>				<i>mpy = 4</i>			
				tsu(S-W), tsu(A-W)	tw(W)	tcw	th(W-S), th(W-A)	tsu(S-W), tsu(A-W)	tw(W)	tcw	th(W-S), th(W-A)
00b	<i>suw = 0</i>	00b	<i>ww = 1</i>	1	3	6	2	1	4	6	1
		01b	<i>ww = 2</i>	1	6	9	2	1	8	12	3
		10b	<i>ww = 3</i>	1	9	12	2	1	12	15	2
		11b	<i>ww = 4</i>	1	12	15	2	1	16	18	1
01b	<i>suw = 1</i>	00b	<i>ww = 1</i>	4	3	9	2	6	3	12	3
		01b	<i>ww = 2</i>	4	6	12	2	6	7	15	2
		10b	<i>ww = 3</i>	4	9	15	2	6	11	18	1
		11b	<i>ww = 4</i>	4	12	18	2	6	15	24	3
10b	<i>suw = 2</i>	00b	<i>ww = 1</i>	7	3	12	2	9	4	15	2
		01b	<i>ww = 2</i>	7	6	15	2	9	8	18	1
		10b	<i>ww = 3</i>	7	9	18	2	9	12	24	3
		11b	<i>ww = 4</i>	7	12	21	2	9	16	27	2
11b	<i>suw = 3</i>	00b	<i>ww = 1</i>	10	3	15	2	13	4	18	1
		01b	<i>ww = 2</i>	10	6	18	2	13	8	24	3
		10b	<i>ww = 3</i>	10	9	21	2	13	12	27	2
		11b	<i>ww = 4</i>	10	12	24	2	13	16	30	1

**Table 27.11 Write Cycle and Bit Settings: MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0, When Peripheral Bus Clock is Divided by 4 (unit: cycles)**

FSUW1 and FSUW0 Bit Settings		FWW1 and FWW0 Bit Settings		MPY1 and MPY0 Bit Settings							
				10b				11b			
				<i>mpy = 3</i>				<i>mpy = 4</i>			
				tsu(S-W), tsu(A-W)	tw(W)	tcw	th(W-S), th(W-A)	tsu(S-W), tsu(A-W)	tw(W)	tcw	th(W-S), th(W-A)
00b	<i>suw = 0</i>	00b	<i>ww = 1</i>	1	3	8	4	1	4	8	3
		01b	<i>ww = 2</i>	1	6	8	1	1	8	12	3
		10b	<i>ww = 3</i>	1	9	12	2	1	12	16	3
		11b	<i>ww = 4</i>	1	12	16	3	1	16	20	3
01b	<i>suw = 1</i>	00b	<i>ww = 1</i>	4	3	8	1	5	4	12	3
		01b	<i>ww = 2</i>	4	6	12	2	5	8	16	3
		10b	<i>ww = 3</i>	4	9	16	3	5	12	20	3
		11b	<i>ww = 4</i>	4	12	20	4	5	16	24	3
10b	<i>suw = 2</i>	00b	<i>ww = 1</i>	8	2	12	2	9	4	16	3
		01b	<i>ww = 2</i>	8	5	16	3	9	8	20	3
		10b	<i>ww = 3</i>	8	8	20	4	9	12	24	3
		11b	<i>ww = 4</i>	8	11	20	1	9	16	28	3
11b	<i>suw = 3</i>	00b	<i>ww = 1</i>	10	3	16	3	13	4	20	3
		01b	<i>ww = 2</i>	10	6	20	4	13	8	24	3
		10b	<i>ww = 3</i>	10	9	20	1	13	12	28	3
		11b	<i>ww = 4</i>	10	12	24	2	13	16	32	3

### 27.3.2 Software Commands

In CPU rewrite mode, software commands enable program and erase operations for the flash memory. Writing commands and reading/writing data should be performed in 16-bit units.

Table 27.12 lists the software commands.

**Table 27.12 Software Commands**

Command	First Command Cycle		Second Command Cycle	
	Address	Data	Address	Data
Enter read array mode	FFFFFF800h	00FFh	—	—
Enter read status register mode <sup>(1)</sup>	FFFFFF800h	0070h	—	—
Clear status register	FFFFFF800h	0050h	—	—
Program <sup>(2)</sup>	FFFFFF800h	0043h	WA	WD
Block erase	FFFFFF800h	0020h	BA	00D0h
Lock bit program	FFFFFF800h	0077h	BA	00D0h
Read lock bit status	FFFFFF800h	0071h	BA	00D0h
Enter read lock bit status mode <sup>(3)</sup>	FFFFFF800h	0071h	—	—
Protect bit program	FFFFFF800h	0067h	PBA	00D0h
Enter read protect bit status mode <sup>(3)</sup>	FFFFFF800h	0061h	—	—

WA: Even address to be written

WD: 16-bit data to be written

BA: Even address within a specific block

PBA: Protect bit address (refer to Table 27.4)

**Notes:**

1. This command cannot be executed in EW1 mode.
2. The program is performed in 64-bit (4-word) units. A sequence of commands consists of commands from the second to fifth. The upper 29 bits of the address WA should be fixed and the lower 3 bits of respective commands from the second to fifth should be set to 000b, 010b, 100b, and 110b for the addresses 0h, 2h, 4h, and 6h, or 8h, Ah, Ch, and Eh.
3. This command should be executed in RAM.



### 27.3.3 Mode Transition

CPU rewrite mode supports four flash memory operating modes:

- Read array mode
- Read status register mode
- Read lock bit status mode
- Read protect bit status mode

When reading the flash memory in these modes, the memory data, the status register value, the state of the lock bit in the read block, and the state of the protect bit are individually read. Details are listed in Tables 27.13 to 27.15.

**Table 27.13 Status Register**

Bit	Bit Symbol	Bit Name	Definition	
			0	1
b15-b8	—	Disabled bit	—	—
b7	SR7	Sequencer status	BUSY	READY
b6	—	Reserved bit	—	—
b5	SR5	Erase status	Successfully completed	Error
b4	SR4	Program status	Successfully completed	Error
b3	—	Reserved bit	—	—
b2	—	Reserved bit	—	—
b1	—	Reserved bit	—	—
b0	—	Reserved bit	—	—

**Table 27.14 Lock Bit Status**

Bit	Bit Symbol	Bit Name	Definition	
			0	1
b15-b7	—	Disabled bit	—	—
b6	LBS	Lock bit status	Locked	Unlocked
b5-b0	—	Disabled bit	—	—

**Table 27.15 Protect Bit Status**

Bit	Bit Symbol	Bit Name	Definition	
			0	1
b15-b7	—	Disabled bit	—	—
b6	PBS	Protect bit status	Protected	Unprotected
b5-b0	—	Disabled bit	—	—

In these operating modes, program or erase operation can be performed by software commands. After an operation is completed, the flash memory module automatically enters read array mode (in EW1 mode) or read status register mode (in EW0 mode).

### 27.3.4 Issuing Software Commands

This section describes how to issue software commands.

These commands should be issued while the RDY bit in the FMSR0 register is 1 (ready).

#### 27.3.4.1 Enter Read Array Mode Command

Execute this command to enter read array mode.

When 00FFh is written to address FFFF800h, the flash memory enters read array mode. In this mode, the value stored to a given address in memory can be read.

In EW1 mode, the flash memory is always in read array mode.

#### 27.3.4.2 Enter Read Status Register Mode

Execute this command to enter read status register mode.

When 0070h is written to address FFFF800h, the status register value is read in any address of the flash memory.

Do not issue this command in EW1 mode.

#### 27.3.4.3 Clear Status Register

Execute this command to reset the status register in the flash memory.

When 0050h is written to address FFFF800h, bits SR5 and SR4 in the status register become 0 (successfully completed) (refer to Table 27.13). Consequently, bits EERR and WERR in the FMSR0 register become 0 (no errors).

### 27.3.4.4 Program Command

Execute this command to program the flash memory in 8-byte (4-word) units.

To start automatic programming (program and program-verify operations), write 0043h to address FFFF800h, then write data to addresses  $8n + 0$  to  $8n + 6$ . Verify that the FCA bit in the FMR0 register is 0 just before executing the final command.

To monitor the automatic program operation, read the RDY bit in the FMSR0 register. This bit becomes 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

The operation result can be verified by the WERR bit in the FMSR0 register (refer to 27.3.5 “Status Check”).

Do not write additional data to an address that is already programmed.




Figure 27.15 Program Command Execution Flowchart

### 27.3.4.5 Block Erase Command

Execute this command to erase a specified block in the flash memory.

To start automatic erasing of a specified block (erase and erase-verify operations), write 0020h to address FFFFF800h, verify that the FCA bit in the FMR0 register is 0, then write 00D0h to an even address in the corresponding block.

To monitor the automatic erase operation, read the RDY bit in the FMSR0 register. This bit becomes 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

The operation result can be verified by the EERR bit in the FMSR0 register (refer to 27.3.5 “Status Check”).




Figure 27.16 Block Erase Command Execution Flowchart

### 27.3.4.6 Lock Bit Program Command

Execute this command to lock a specified block in the flash memory.

To lock the block, write 0077h to address FFFF800h, verify that the FCA bit in the FMR0 register is 0, then write 00D0h to an even address in the corresponding block. Then the lock bit of the block becomes 0 (locked).

To monitor the lock bit program, read the RDY bit in the FMSR0 register. This bit becomes 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

The state of the lock bit can be verified by the read lock bit status command if the LBM bit in the FMR0 register is 1 (read by the LBS bit) (refer to 27.3.4.7 "Read Lock Bit Status Command"). If the LBM bit is 0 (read via data bus), enter read lock bit status mode (refer to 27.3.4.8 "Enter Read Lock Bit Status Mode Command").




Figure 27.17 Lock Bit Program Command Execution Flowchart

### 27.3.4.7 Read Lock Bit Status Command

Execute this command to verify if a specified block in the flash memory is locked. This command can be used when the LBM bit in the FMR0 register is 1 (read by the LBS bit).

The LBS bit in the FMSR0 register reflects the lock bit status of the specified block when the following is performed: first write 0071h to address FFFFF800h and verify that the FCA bit in the FMR0 register becomes 0. Then write 00D0h to an even address of the corresponding block.

Read the LBS bit after the RDY bit in the FMSR0 register becomes 1 (ready).




Figure 27.18 Read Lock Bit Status Command Execution Flowchart

### 27.3.4.8 Enter Read Lock Bit Status Mode Command

Execute this command to enter read lock bit status mode. This command is enabled when the LBM bit in the FMR0 register is 0 (read via data bus).

To read the lock bit status of the read block, write 0071h to address FFFFF800h (refer to Table 27.14).

The status is read in any address of the flash memory.

Execute this command in RAM.

### 27.3.4.9 Protect Bit Program Command

Execute this command to protect a specific block in the flash memory. ROM code protection is enabled by setting one of the protect bits of the block to 0.

To set the protect bit of the designated block to 0 (protected), write 0067h to address FFFFF800h, verify that the FCA bit in the FMR0 register is 0, and then write 00D0h to the protect bit of the corresponding block (refer to Table 27.4).

To monitor the protect bit program, read the RDY bit in the FMSR0 register. This bit becomes 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

To verify the state of protect bit, enter read protect bit status mode (refer to 27.3.4.10 “Enter Read Protect Bit Status Mode Command”), then read the flash memory.




Figure 27.19 Protect Bit Program Command Execution Flowchart

### 27.3.4.10 Enter Read Protect Bit Status Mode Command

Execute this command to enter read protect bit status mode.

To read the protect bit status of the read block, write 0061h to address FFFFF800h (refer to Table 27.15). The status is read from any address in the flash memory.

Execute this command in RAM.


### 27.3.5 Status Check

To verify if a software command is successfully executed, read the EERR or WERR bit in the FMSR0 register, or the SR5 bit or SR4 bit in the status register.

Table 27.16 lists status and errors indicated by these bits and Figure 27.20 shows the flowchart of the status check.

**Table 27.16 Status and Errors**

FMSR0 Register (Status Register)		Error	Source of Error
EERR bit (SR5 bit)	WERR bit (SR4 bit)		
1	1	Command sequence error	<ul style="list-style-type: none"> <li>Data other than 00D0h or 00FFh (command to cancel) was written as the last command of two commands</li> <li>An unavailable address was specified by an address specifying command</li> </ul>
1	0	Erase error	<ul style="list-style-type: none"> <li>Attempted to erase a locked block</li> <li>Corresponding block was not erased properly</li> </ul>
0	1	Program error	<ul style="list-style-type: none"> <li>Attempted to program a locked block</li> <li>Data was not programmed properly</li> <li>Lock bit was not programmed properly</li> <li>Protect bit was not programmed properly</li> </ul>
0	0	No error	



**Figure 27.20 Status Check Flowchart**

When an error occurs, execute the clear status register command and then handle the error.

If erase errors or program errors occur frequently even though the program is correct, the corresponding block may be disabled.



## 27.4 Standard Serial I/O Mode

In standard serial I/O mode, an R32C/152 Group compatible serial programmer can be used to rewrite the flash memory while the MCU is mounted on a board.

For further information on the serial programmer, contact your serial programmer manufacturer and refer to the user's manual included with the serial programmer for instructions.

As shown in Table 27.17, this mode provides two types of transmit/receive mode: Standard serial I/O mode 1 which uses a synchronous serial interface, and standard serial I/O mode 2 which uses UART.


**Table 27.17 Standard Serial I/O Mode Specifications**

Item		Standard Serial I/O Mode 1	Standard Serial I/O Mode 2
Transmit/receive mode		Synchronous serial I/O	UART
Transmit/receive bit rate		High	Low
Serial interface to be used		UART1	UART1
Pin settings	CNVSS	High	High
	$\overline{\text{CE}}$ (P5_0)	High	High
	EPM (P5_5)	Low	Low
	SCLK (P6_5)	In reset: Low In transmission/reception: Transmit/receive clock	In reset: Low In transmission/reception: Unused
Pin functions	BUSY (P6_4)	BUSY signal	Monitor to check program operation
	RXD (P6_6)	Serial data input	Serial data input
	TXD (P6_7)	Serial data output	Serial data output


Table 27.18 lists the pin definitions and functions in standard serial I/O mode. Figures 27.21 and 27.22 show examples of a circuit application in standard serial I/O modes 1 and 2, respectively. Refer to the serial programmer user manual to handle pins controlled by the serial programmer.

**Table 27.18 Pin Definitions and Functions in Standard Serial I/O Mode**

Pin Name	Function	I/O	Description
VCC, VSS	Power supply input	I	Applicable as follows: VCC = guaranteed voltage for program/erase operations, VSS = 0 V
VDC1, VDC0	Connecting pins for decoupling capacitor	—	A decoupling capacitor for internal voltage should be connected between VDC0 and VDC1
CNVSS	CNVSS	I	This pin should be connected to VCC via a resistor
RESET	Reset input	I	Reset input pin. While the RESET pin is driven low, at least 20 clock cycles should be input at the XIN pin
XIN	Main clock input	I	A ceramic resonator or a crystal oscillator should be connected between pins XIN and XOUT. An external clock should be input at XIN while leaving XOUT open
XOUT	Main clock output	O	
NSD	Debug port	I/O	This pin should be connected to VCC via a resistor of 1 to 4.7 kΩ
AVCC, AVSS	Analog power supply	I	AVCC and AVSS should be connected to VCC and VSS, respectively
VREF	Reference voltage input	I	Reference voltage input for the A/D converter and D/A converter
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7	Input port	I	High or low should be input, or the ports should be left open
P5_0	CE input	I	High should be input
P5_1 to P5_4	Input port	I	High or low should be input, or the ports should be left open
P5_5	EPM input	I	Low should be input
P5_6, P5_7, P6_0 to P6_3	Input port	I	High or low should be input, or the ports should be left open
P6_4	BUSY output	O	Standard serial I/O mode 1: BUSY output pin Standard serial I/O mode 2: Program operation monitor
P6_5	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Low should be input
P6_6	Data input RXD	I	Serial data input pin
P6_7	Data output TXD	O	Serial data output pin
P7_0 to P7_7, P8_0 to P8_4	Input port	I	High or low should be input, or the ports should be left open
P8_5	NMI input	I	This pin should be connected to VCC via a resistor
P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	Input port	I	High or low should be input, or the ports should be left open



**Figure 27.21 Circuit Application in Standard Serial I/O Mode 1**



**Figure 27.22 Circuit Application in Standard Serial I/O Mode 2**

## 27.5 Parallel I/O mode

In parallel I/O mode, an R32C/152 Group compatible parallel programmer can be used to rewrite the flash memory.

For further information on the parallel programmer, contact your parallel programmer manufacturer and refer to the user's manual included with your parallel programmer for instructions.

## 27.6 Notes on Flash Memory Rewriting

### 27.6.1 Note on Power Supply

- Keep the supply voltage constant within the range specified in the electrical characteristics while a rewrite operation on the flash memory is in progress. If the supply voltage goes beyond the guaranteed value, the device cannot be guaranteed.

### 27.6.2 Note on Hardware Reset

- Do not perform a hardware reset while a rewrite operation on the flash memory is in progress.

### 27.6.3 Note on Flash Memory Protection

- If an ID code written in an assigned address has an error, any read/write operation on the flash memory in standard serial I/O mode is disabled.

### 27.6.4 Notes on Programming

- Do not set the FEW bit in the FMCR register to 1 (CPU rewrite mode) in low speed mode or low power mode.
- When the EWM bit in the E2FM register is 1 (program or erase enabled), do not set the FEW bit in the FMCR register to 1.
- The program, block erase, lock bit program, and protect bit program are interrupted by an NMI, a watchdog timer interrupt, an oscillator stop detection interrupt, or a low voltage detection interrupt. If any of the software commands above are interrupted, erase the corresponding block and then execute the same command again. If the block erase command is interrupted, the lock bit and protect bit values become undefined. Therefore, disable the lock bit, and then execute the block erase command again.

### 27.6.5 Notes on Interrupts

- EW0 mode
  - To use interrupts assigned to the relocatable vector table, the vector table should be addressed in RAM space.
  - When an NMI, watchdog timer interrupt, oscillator stop detection interrupt, or low voltage detection interrupt occurs, the flash memory module automatically enters read array mode. Therefore, these interrupts are enabled even during a rewrite operation. However, the rewrite operation in progress is aborted by the interrupts and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.
  - Instructions BRK, INTO, and UND, which refer to data on the flash memory, cannot be used in this mode.
- EW1 mode
  - Interrupts assigned to the relocatable vector table should not be accepted during program or block erase operation.
  - The watchdog timer should not be used in count source protect mode. The watchdog timer interrupt should not be generated.
  - When an NMI, watchdog timer interrupt, oscillator stop detection interrupt, or low voltage detection interrupt occurs, the flash memory module automatically enters read array mode. Therefore, these interrupts are enabled even during a rewrite operation. However, the rewrite operation in progress is aborted by the interrupts and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the EWM bit in the FMR0 register to 1 (EW1 mode) and the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.

### 27.6.6 Notes on Rewrite Control Program

- EW0 mode
  - If the supply voltage drops during the rewrite operation of blocks having the rewrite control program, the rewrite control program may not be successfully rewritten, and the rewrite operation itself may not be performed. In this case, perform the rewrite operation by serial programmer or parallel programmer.
- EW1 mode
  - Do not rewrite blocks having the rewrite control program.

### 27.6.7 Notes on Number of Program/Erase Cycles and Software Command Execution Time

- The time to execute software commands (program, block erase, lock bit program, and protect bit program) increases as the number of program/erase cycles increases. If the number of program/erase cycles exceeds the endurance value specified in the electrical characteristics, it may take an unpredictable amount of time to execute the software commands. The wait time for executing software commands should be set much longer than the execution time specified in the electrical characteristics.

### 27.6.8 Other Notes

- The minimum values of program/erase cycles specified in the electrical characteristics are the maximum values that can guarantee the initial performance of the flash memory. The program/erase operation may still be performed even if the number of program/erase cycles exceeds the guaranteed values.
- Chips repeatedly programmed and erased for debugging should not be used for commercial products.

## 28. E<sup>2</sup>PROM Emulation Data Flash


### 28.1 Overview

E<sup>2</sup>PROM emulation data flash (hereafter referred to as E<sup>2</sup>dataFlash) is an on-chip data flash which has features of serial E<sup>2</sup>PROMs. It is erasable in much smaller blocks than the other data flash and can be programmed and erased without keeping the CPU away from its operation.

Table 28.1 lists the specifications and Figure 28.1 shows the block diagram of the E<sup>2</sup>dataFlash.

**Table 28.1 E<sup>2</sup>dataFlash Specifications**

Item	Specification	
	ECC disabled	ECC enabled
Memory size	4 Kbytes × 2	2 Kbytes × 2
Block size	32 bytes	16 bytes
Number of blocks	256	
Unit to be programmed	2 bytes	1 byte
Unit to be erased	1 block	
Program and erase control method	By software commands	
Software commands	4	
Error correction	None	1-bit error correctable



**Figure 28.1 E<sup>2</sup>dataFlash Block Diagram**

The CPU indirectly accesses the E<sup>2</sup>dataFlash via registers E2FA, E2FI, and E2FD which are set for SFR space.

Figures 28.2 to 28.8 show E<sup>2</sup>dataFlash associated registers.




Figure 28.2 E2FM Register




Figure 28.3 E2FC Register






Figure 28.4 E2FS0 Register




Figure 28.5 E2FS1 Register




Figure 28.6 E2FA Register




Figure 28.7 E2FI Register




Figure 28.8 E2FD Register

### 28.2 Block Configuration

The E<sup>2</sup>dataFlash consists of 32 bytes x 256 blocks of flash memory when ECC is disabled, and 16 bytes x 256 blocks when ECC is enabled (refer to Figure 28.9 for details).




Figure 28.9 E<sup>2</sup>dataFlash Memory Configuration

### 28.3 Operational Procedures

Figures 28.10 to 28.13 show the read, program, block erase, and clear status operational procedures. Follow the procedures to operate each.




Figure 28.10 Read Operation




Figure 28.11 Program Operation




Figure 28.12 Block Erase Operation




Figure 28.13 Clear Status Operation

**28.4 Note on E<sup>2</sup>dataFlash**

When the FEW bit in the FMCR register is 1 (CPU rewrite mode), do not set the EWM bit in the E2FM register to 1 (program or erase enabled).

## 29. Electrical Characteristics

**Table 29.1 Absolute Maximum Ratings (1)**

Symbol	Characteristic		Condition	Value	Unit
$V_{CC}$	Supply voltage		$V_{CC} = AV_{CC}$	-0.3 to 6.0	V
$AV_{CC}$	Analog supply voltage		$V_{CC} = AV_{CC}$	-0.3 to 6.0	V
$V_I$	Input voltage	XIN, $\overline{RESET}$ , CNVSS, NSD, $V_{REF}$ , P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7		-0.3 to $V_{CC} + 0.3$	V
$V_O$	Output voltage	XOUT, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7		-0.3 to $V_{CC} + 0.3$	V
$P_d$	Power consumption		$T_a = 25^\circ\text{C}$	500	mW
—	Operating temperature range			-40 to 125	$^\circ\text{C}$
$T_{stg}$	Storage temperature range			-65 to 150	$^\circ\text{C}$

Note:

1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



**Table 29.2 Operating Conditions (1/6) (1)**

Symbol	Characteristic		Value			Unit
			Min.	Typ.	Max.	
V <sub>CC</sub>	Digital supply voltage		3.0	5.0	5.5	V
AV <sub>CC</sub>	Analog supply voltage			V <sub>CC</sub>		V
V <sub>REF</sub>	Reference voltage		3.0		V <sub>CC</sub>	V
V <sub>SS</sub>	Digital ground voltage			0		V
AV <sub>SS</sub>	Analog ground voltage			0		V
dV <sub>CC</sub> /dt	V <sub>CC</sub> ramp up rate (V <sub>CC</sub> < 2.0 V)		0.05			V/ms
V <sub>IH</sub>	High level input voltage	XIN, $\overline{\text{RESET}}$ , CNVSS, NSD	0.8 × V <sub>CC</sub>		V <sub>CC</sub>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7 (2), P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	0.7 × V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	Low level input voltage	XIN, $\overline{\text{RESET}}$ , CNVSS, NSD	0		0.2 × V <sub>CC</sub>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7 (2), P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	0		0.3 × V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	J version	-40		85	°C
		L version	-40		105	°C
		K version	-40		125	°C

## Notes:

1. The device is operationally guaranteed under these operating conditions.
2. V<sub>IH</sub> and V<sub>IL</sub> for P8\_7 are specified for P8\_7 as a programmable port. These values are not applicable for P8\_7 as XCIN.

**Table 29.3 Operating Conditions (2/6)****( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted) (1)**

Symbol	Characteristic		Value (2)			Unit
			Min.	Typ.	Max.	
$C_{VDC}$	Decoupling capacitance for voltage regulator	Inter-pin voltage: 1.5 V	2.4		10.0	$\mu\text{F}$

## Notes:

1. The device is operationally guaranteed under these operating conditions.
2. This value should be met with due consideration to the following conditions: operating temperature, DC bias, aging, etc.

**Table 29.4 Operating Conditions (3/6)****( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted) (1)**

Symbol	Characteristic		Value			Unit
			Min.	Typ.	Max.	
$I_{OH(peak)}$	High level peak output current (2)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7			-10.0	mA
$I_{OH(avg)}$	High level average output current (3)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7			-5.0	mA
$I_{OL(peak)}$	Low level peak output current (2)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7			10.0	mA
$I_{OL(avg)}$	Low level average output current (3)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7			5.0	mA

## Notes:


- The device is operationally guaranteed under these operating conditions.
- The following conditions should be satisfied:
  - The sum of  $I_{OL(peak)}$  of ports P0, P1, P2, P8\_6, P8\_7, P9, P10, P11, P14, and P15 is 80 mA or less.
  - The sum of  $I_{OL(peak)}$  of ports P3, P4, P5, P6, P7, P8\_0 to P8\_4, P12, and P13 is 80 mA or less.
  - The sum of  $I_{OH(peak)}$  of ports P0, P1, P2, and P11 is -40 mA or less.
  - The sum of  $I_{OH(peak)}$  of ports P8\_6, P8\_7, P9, P10, P14, and P15 is -40 mA or less.
  - The sum of  $I_{OH(peak)}$  of ports P3, P4, P5, P12, and P13 is -40 mA or less.
  - The sum of  $I_{OH(peak)}$  of ports P6, P7, and P8\_0 to P8\_4 is -40 mA or less.
- Average value within 100 ms.

**Table 29.5 Operating Conditions (4/6)**  
 ( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted) (1)

Symbol	Characteristic	Value			Unit
		Min.	Typ.	Max.	
$f_{(XIN)}$	Main clock oscillator frequency	4		8	MHz
$f_{(XRef)}$	Reference clock frequency	2		4	MHz
$f_{(PLL)}$	PLL clock oscillator frequency	96		144	MHz
$f_{(Base)}$	Base clock frequency			64	MHz
$t_{c(Base)}$	Base clock cycle time	15.625			ns
$f_{(CPU)}$	CPU operating frequency			64	MHz
$t_{c(CPU)}$	CPU clock cycle time	15.625			ns
$f_{(BCLK)}$	Peripheral bus clock operating frequency			32	MHz
$t_{c(BCLK)}$	Peripheral bus clock cycle time	31.25			ns
$f_{(PER)}$	Peripheral clock source frequency			32	MHz
$f_{(XCIN)}$	Sub clock oscillator frequency		32.768	50	kHz

Note:

1. The device is operationally guaranteed under these operating conditions.



**Figure 29.1 Clock Cycle Time**

**Table 29.6 Operating Conditions (5/6)****( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted) (1, 2)**

Symbol	Characteristic		Measurement Condition	Value			Unit
				Min.	Typ.	Max.	
$I_{IC(H)}$	High input injection current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_5, P7_7, P8_0 to P8_5, P9_1, P9_3 to P9_6, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	$V_I > V_{CC}$			2	mA
$I_{IC(L)}$	Low input injection current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_5, P7_7, P8_0 to P8_5, P9_1, P9_3 to P9_6, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	$V_I < V_{SS}$			-2	mA
$\Sigma I_{IC} $	Total injection current					20	mA

## Notes:


1. The device is operationally guaranteed under these operating conditions.
2. These conditions are applicable when each port is designated as input.

**Table 29.7 Operating Conditions (6/6)**  
**( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted) (1)**

Symbol	Characteristic	Value			Unit
		Min.	Typ.	Max.	
$V_{r(VCC)}$	Allowable ripple voltage	$V_{CC} = 5.0$ V		0.5	Vp-p
		$V_{CC} = 3.0$ V		0.3	Vp-p
$dV_{r(VCC)}/dt$	Ripple voltage gradient	$V_{CC} = 5.0$ V		$\pm 0.3$	V/ms
		$V_{CC} = 3.0$ V		$\pm 0.3$	V/ms
$f_{r(VCC)}$	Allowable ripple frequency			10	kHz

Note:

1. The device is operationally guaranteed under these operating conditions.



**Figure 29.2 Ripple Waveform**

**Table 29.8 Electrical Characteristics of Flash Memory**  
 ( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristic	Value			Unit	
		Min.	Typ.	Max.		
—	Program/erase cycles <sup>(1)</sup>	Program area	1000		Cycles	
		Data area	10000		Cycles	
—	4-word program time	Program area		150	900	μs
		Data area		300	1700	μs
—	Lock bit program time	Program area		70	500	μs
		Data area		140	1000	μs
—	Block erasure time	4-Kbyte block		0.12	3.0	s
		32-Kbyte block		0.17	3.0	s
		64-Kbyte block		0.20	3.0	s
—	Data retention <sup>(2)</sup>	$T_a = 55^\circ\text{C}$ <sup>(3, 4)</sup>	20		Years	

## Notes:

## 1. Program/erase definition

This value represents the number of erasures per block.

When the number of program/erase cycles is n, each block can be erased n times.

For example, if a 4-word write is performed in 512 different addresses in the 4-Kbyte block A and then the block is erased, this is counted as a single program/erase operation.

However, the same address cannot be written to more than once per erasure (overwrite disabled).

## 2. Data retention includes periods when no supply voltage is applied and no clock is provided.

3. This data retention includes 3000 hours in  $T_a = 125^\circ\text{C}$  and 7000 hours in  $T_a = 85^\circ\text{C}$ .

## 4. Contact a Renesas Electronics sales office for data retention times other than the above condition.

**Table 29.9 Electrical Characteristics of E<sup>2</sup>dataFlash**  
( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristic		Value			Unit
			Min.	Typ.	Max.	
—	Program/erase cycles (1)		100000			Cycles
—	Word program time			100	2000	$\mu$ s
—	Block erasure time	32 byte block		15	200	ms
$t_{PS}$	Flash memory circuit start-up stabilization time			35	50	$\mu$ s
—	Data retention (2)	$T_a = 55^\circ\text{C}$ (3, 4)	20			Years

## Notes:

## 1. Program/erase definition

This value represents the number of erasure per block.

When the number of program/erase cycles is  $n$ , each block can be erased  $n$  times.

For example, if a word write is performed in 16 different addresses in a block and then the block is erased, this is counted as a single program/erase operation. However, the same address cannot be written to more than once per erasure (overwrite disabled).


## 2. Data retention includes periods when no supply voltage is applied and no clock is provided.

3. This data retention includes 3000 hours in  $T_a = 125^\circ\text{C}$  and 7000 hours in  $T_a = 85^\circ\text{C}$ .

## 4. Contact a Renesas Electronics sales office for data retention times other than the above condition.

**Table 29.10 Power Supply Circuit Timing Characteristics**  
( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristic	Measurement Condition	Value			Unit
			Min.	Typ.	Max.	
$t_{d(P-R)}$	Internal power supply start-up stabilization time after the main power supply is turned on				2	ms



**Figure 29.3 Power Supply Circuit Timing**



**Table 29.11 Electrical Characteristics of Voltage Regulator for Internal Logic**  
 ( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristics	Measurement Condition	Value			Unit
			Min.	Typ.	Max.	
$V_{VDC1}$	Output voltage			1.5		V

**Table 29.12 Electrical Characteristics of Low Voltage Detector**  
 ( $V_{CC} = 4.2$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristics	Measurement Condition	Value			Unit
			Min.	Typ.	Max.	
$\Delta V_{det}$	Detected voltage error				$\pm 0.2$	V
$V_{det(R)} - V_{det(F)}$	Hysteresis width		0			V
—	Self-consuming current	$V_{CC} = 5.0$ V, low voltage detector enabled		4		$\mu$ A
$t_{d(E-A)}$	Operation start time of low voltage detector				150	$\mu$ s

**Table 29.13 Electrical Characteristics of Oscillator**  
 ( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristics	Measurement Condition	Value			Unit
			Min.	Typ.	Max.	
$f_{SO(PLL)}$	PLL clock self-oscillation frequency		35	57	80	MHz
$ \Delta f_{LOCK} $	Lock detection (1)				2	%
$ \Delta f_{UNLOCK} $	Unlock detection (1)		2			%
$t_{LOCK(PLL)}$	PLL lock time (2, 3)	$f_{(XRef)} = 4$ MHz			1	ms
$t_{jitter(p-p)}$	PLL jitter period (p-p)				2.0	ns
$f_{(OCO)}$	On-chip oscillator frequency		94	125	156	kHz

Notes:


1. This value is the deviation from target frequency.
2. This value is applicable only when the main clock oscillation is stable.
3. This value is the time until the PLF1 bit in the PLS register becomes 1.

**Table 29.14 Electrical Characteristics of Clock Circuitry**  
 ( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristics	Measurement Condition	Value			Unit
			Min.	Typ.	Max.	
$t_{rec(WAIT)}$	Recovery time from wait mode to low power mode				225	$\mu s$
$t_{rec(STOP)}$	Recovery time from stop mode (1)				225	$\mu s$

Note:

1. The recovery time from stop mode does not include the main clock oscillation stabilization time. The CPU starts operating before the oscillator is stabilized.




**Figure 29.4 Clock Circuit Timing**

Timing Requirements ( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.15 Flash Memory CPU Rewrite Mode Timing**

Symbol	Characteristics	Value		Unit
		Min.	Max.	
$t_{cR}$	Read cycle time	200		ns
$t_{su(S-R)}$	Chip-select setup time before read	200		ns
$t_{h(R-S)}$	Chip-select hold time after read	0		ns
$t_{su(A-R)}$	Address setup time before read	200		ns
$t_{h(R-A)}$	Address hold time after read	0		ns
$t_{w(R)}$	Read pulse width	100		ns
$t_{cW}$	Write cycle time	200		ns
$t_{su(S-W)}$	Chip-select setup time before write	0		ns
$t_{h(W-S)}$	Chip-select hold time after write	30		ns
$t_{su(A-W)}$	Address setup time before write	0		ns
$t_{h(W-A)}$	Address hold time after write	30		ns
$t_{w(W)}$	Write pulse width	50		ns



**Figure 29.5 Flash Memory CPU Rewrite Mode Timing**

$$V_{CC} = 5 \text{ V}$$

**Table 29.16 Electrical Characteristics (1/3)**

( $V_{CC} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = T_{opr}$ , and  $f_{(CPU)} = 64 \text{ MHz}$ , unless otherwise noted)

Symbol	Characteristic		Measurement Condition	Value			Unit
				Min.	Typ.	Max.	
$V_{OH}$	High level output voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	$I_{OH} = -5 \text{ mA}$	$V_{CC} - 2.0$		$V_{CC}$	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	$I_{OH} = -200 \mu\text{A}$	$V_{CC} - 0.3$		$V_{CC}$	V
$V_{OL}$	Low level output voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	$I_{OL} = 5 \text{ mA}$			2.0	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	$I_{OL} = 200 \mu\text{A}$			0.45	V

$$V_{CC} = 5 \text{ V}$$

Table 29.17 Electrical Characteristics (2/3)

( $V_{CC} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = T_{opr}$ , and  $f_{(CPU)} = 64 \text{ MHz}$ , unless otherwise noted)

Symbol	Characteristic	Measurement Condition	Value			Unit	
			Min.	Typ.	Max.		
$V_{T+} - V_{T-}$	Hysteresis	NMI, INT0 to INT8, KI0 to KI3, TA0IN to TA4IN, TA0OUT to TA4OUT, TB0IN to TB5IN, CTS0 to CTS4, CLK0 to CLK4, RXD0 to RXD4, SCL0 to SCL2, SDA0 to SDA2, SS0 to SS2, SRXD0 to SRXD2, ADTRG, IIO0_0 to IIO0_7, IIO1_0 to IIO1_7, IIO2_0 to IIO2_7, IIO3_0 to IIO3_7, UD0A, UD0B, UD1A, UD1B, SCS0 to SCS2, SSCK0 to SSCK2, SSI0 to SSI2, SSO0 to SSO2, LIN0_0IN to LIN0_3IN, LIN1_0IN to LIN1_3IN, CAN0IN to CAN2IN, CAN0WU to CAN2WU		0.2	1.0	V	
		RESET		0.2	1.8	V	
$I_{IH}$	High level input current	XIN, RESET, CNVSS, NSD, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	$V_I = 5 \text{ V}$		1.0	$\mu\text{A}$	
$I_{IL}$	Low level input current	XIN, RESET, CNVSS, NSD, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	$V_I = 0 \text{ V}$		-1.0	$\mu\text{A}$	
$R_{PULLUP}$	Pull-up resistor	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	$V_I = 0 \text{ V}$	30	50	170	$\text{k}\Omega$
$R_{fXIN}$	Feedback resistor	XIN		1.5		$\text{M}\Omega$	
$R_{fXCIN}$	Feedback resistor	XCIN		15		$\text{M}\Omega$	

$$V_{CC} = 5 V$$

Table 29.18 Electrical Characteristics (3/3)

( $V_{CC} = 4.2$  to  $5.5 V$ ,  $V_{SS} = 0 V$ , and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristic	Measurement Condition	Value			Unit	
			Min.	Typ.	Max.		
$I_{CC}$	Power supply current	In single-chip mode, output pins are left open and others are connected to $V_{SS}$	$f_{(CPU)} = 64$ MHz, $f_{(BCLK)} = 32$ MHz, $f_{(XIN)} = 8$ MHz, Active: XIN, PLL, Stopped: XCIN, OCO		43	70	mA
		XIN-XOUT Drive strength: low	$f_{(CPU)} = f_{SO(PLL)}/24$ MHz, Active: PLL (self-oscillation), Stopped: XIN, XCIN, OCO		7		mA
		XCIN-XCOUT Drive strength: low	$f_{(CPU)} = f_{(BCLK)} = f_{(XIN)}/256$ MHz, $f_{(XIN)} = 8$ MHz, Active: XIN, Stopped: PLL, XCIN, OCO		1.2		mA
			$f_{(CPU)} = f_{(BCLK)} = 32.768$ kHz, Active: XCIN, Stopped: XIN, PLL, OCO, Main regulator: shutdown		220		$\mu A$
			$f_{(CPU)} = f_{(BCLK)} = f_{(OCO)}/4$ kHz, Active: OCO, Stopped: XIN, PLL, XCIN, Main regulator: shutdown		230		$\mu A$
			$f_{(CPU)} = f_{(BCLK)} = f_{(XIN)}/256$ MHz, $f_{(XIN)} = 8$ MHz, Active: XIN, Stopped: PLL, XCIN, OCO, $T_a = 25^\circ C$ , Wait mode		960	1600	$\mu A$
			$f_{(CPU)} = f_{(BCLK)} = 32.768$ kHz, Active: XCIN, Stopped: XIN, PLL, OCO, Main regulator: shutdown, $T_a = 25^\circ C$ , Wait mode		8	140	$\mu A$
			$f_{(CPU)} = f_{(BCLK)} = f_{(OCO)}/4$ kHz, Active: OCO, Stopped: XIN, PLL, XCIN, Main regulator: shutdown, $T_a = 25^\circ C$ , Wait mode		10	150	$\mu A$
			Stopped: all clocks, Main regulator: shutdown, $T_a = 25^\circ C$		5	70	$\mu A$
			Stopped: all clocks, Main regulator: shutdown, $T_a = 85^\circ C$			400	$\mu A$
	Stopped: all clocks, Main regulator: shutdown, $T_a = 105^\circ C$			1200	$\mu A$		
	Stopped: all clocks, Main regulator: shutdown, $T_a = 125^\circ C$			2000	$\mu A$		

$$V_{CC} = 5 \text{ V}$$

**Table 29.19 A/D Conversion Characteristics ( $V_{CC} = AV_{CC} = V_{REF} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = T_{opr}$ , and  $f_{(BCLK)} = 32 \text{ MHz}$ , unless otherwise noted)**

Symbol	Characteristic	Measurement Condition	Value			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF} = V_{CC}$			10	Bits
—	Absolute error	$V_{REF} = V_{CC} = 5 \text{ V}$ AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, ANEX1			$\pm 3$	LSB
			External op-amp connection mode		$\pm 7$	LSB
INL	Integral non-linearity error	$V_{REF} = V_{CC} = 5 \text{ V}$ AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, ANEX1			$\pm 3$	LSB
			External op-amp connection mode		$\pm 7$	LSB
DNL	Differential non-linearity error			$\pm 1$	LSB	
—	Offset error			$\pm 3$	LSB	
—	Gain error			$\pm 3$	LSB	
$R_{LADDER}$	Resistor ladder	$V_{REF} = V_{CC}$	4		20	$k\Omega$
$t_{CONV}$	Conversion time (10 bits)	$\phi_{AD} = 16 \text{ MHz}$ , with sample and hold function	2.06			$\mu\text{s}$
		$\phi_{AD} = 16 \text{ MHz}$ , without sample and hold function	3.69			$\mu\text{s}$
$t_{CONV}$	Conversion time (8 bits)	$\phi_{AD} = 16 \text{ MHz}$ , with sample and hold function	1.75			$\mu\text{s}$
		$\phi_{AD} = 16 \text{ MHz}$ , without sample and hold function	3.06			$\mu\text{s}$
$t_{SAMP}$	Sampling time	$\phi_{AD} = 16 \text{ MHz}$	0.188			$\mu\text{s}$
$V_{IA}$	Analog input voltage		0		$V_{REF}$	V
$\phi_{AD}$	Operating clock frequency	Without sample and hold function	0.25		16	MHz
		With sample and hold function	1		16	MHz
$R_{PU(AST)}$	Pull-up resistor for open-circuit detection		5	10	15	$k\Omega$
$R_{PD(AST)}$	Pull-down resistor for open-circuit detection		5	10	15	$k\Omega$

$$V_{CC} = 5 \text{ V}$$

**Table 29.20 D/A Conversion Characteristics ( $V_{CC} = AV_{CC} = V_{REF} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)**

Symbol	Characteristic	Measurement Condition	Value			Unit
			Min.	Typ.	Max.	
—	Resolution				8	Bits
—	Absolute precision				1.0	%
$t_s$	Settling time				3	$\mu\text{s}$
$R_O$	Output resistance		4	10	20	$\text{k}\Omega$
$I_{VREF}$	Reference input current	See Note 1			1.5	mA

Note:

- One D/A converter is used. The DAi register ( $i = 0, 1$ ) of the other unused converter is set to 00h. The resistor ladder for the A/D converter is not considered.  
Even when the VCUT bit in the AD0CON1 register is set to 0 ( $V_{REF}$  disconnected),  $I_{VREF}$  is supplied.



$$V_{CC} = 5 \text{ V}$$

Timing Requirements ( $V_{CC} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.21 External Clock Input**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{C(X)}$	External clock input period	125	250	ns
$t_{W(XH)}$	External clock input high level pulse width	50		ns
$t_{W(XL)}$	External clock input low level pulse width	50		ns
$t_{R(X)}$	External clock input rise time		5	ns
$t_{F(X)}$	External clock input fall time		5	ns
$t_W / t_C$	External clock input duty	40	60	%

$$V_{CC} = 5 \text{ V}$$

Timing Requirements ( $V_{CC} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.22 Timer A Input (counting input in event counter mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{C(TA)}$	TAiIN input clock cycle time	200		ns
$t_{W(TAH)}$	TAiIN input high level pulse width	80		ns
$t_{W(TAL)}$	TAiIN input low level pulse width	80		ns

**Table 29.23 Timer A Input (gating input in timer mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{C(TA)}$	TAiIN input clock cycle time	400		ns
$t_{W(TAH)}$	TAiIN input high level pulse width	180		ns
$t_{W(TAL)}$	TAiIN input low level pulse width	180		ns

**Table 29.24 Timer A Input (external trigger input in one-shot timer mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{C(TA)}$	TAiIN input clock cycle time	200		ns
$t_{W(TAH)}$	TAiIN input high level pulse width	80		ns
$t_{W(TAL)}$	TAiIN input low level pulse width	80		ns

**Table 29.25 Timer A Input (external trigger input in pulse-width modulation mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{W(TAH)}$	TAiIN input high level pulse width	80		ns
$t_{W(TAL)}$	TAiIN input low level pulse width	80		ns

**Table 29.26 Timer A Input (increment/decrement switching input in event counter mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{C(UP)}$	TAiOUT input clock cycle time	2000		ns
$t_{W(UPH)}$	TAiOUT input high level pulse width	1000		ns
$t_{W(UPL)}$	TAiOUT input low level pulse width	1000		ns
$t_{Su(UP-TIN)}$	TAiOUT input setup time	400		ns
$t_h(TIN-UP)$	TAiOUT input hold time	400		ns

$$V_{CC} = 5 \text{ V}$$

Timing Requirements ( $V_{CC} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.27 Timer B Input (counting input in event counter mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input clock cycle time (one edge counting)	200		ns
$t_{W(TBH)}$	TBiIN input high level pulse width (one edge counting)	80		ns
$t_{W(TBL)}$	TBiIN input low level pulse width (one edge counting)	80		ns
$t_{c(TB)}$	TBiIN input clock cycle time (both edges counting)	200		ns
$t_{W(TBH)}$	TBiIN input high level pulse width (both edges counting)	80		ns
$t_{W(TBL)}$	TBiIN input low level pulse width (both edges counting)	80		ns

**Table 29.28 Timer B Input (pulse period measure mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input clock cycle time	400		ns
$t_{W(TBH)}$	TBiIN input high level pulse width	180		ns
$t_{W(TBL)}$	TBiIN input low level pulse width	180		ns

**Table 29.29 Timer B Input (pulse-width measure mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input clock cycle time	400		ns
$t_{W(TBH)}$	TBiIN input high level pulse width	180		ns
$t_{W(TBL)}$	TBiIN input low level pulse width	180		ns

$$V_{CC} = 5 \text{ V}$$

Timing Requirements ( $V_{CC} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.30 Serial Interface**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{C(CK)}$	CLKi input clock cycle time	200		ns
$t_{W(CKH)}$	CLKi input high level pulse width	80		ns
$t_{W(CKL)}$	CLKi input low level pulse width	80		ns
$t_{su(D-C)}$	RXD <sub>i</sub> input setup time	80		ns
$t_{h(C-D)}$	RXD <sub>i</sub> input hold time	90		ns

**Table 29.31 A/D Trigger Input**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{W(ADH)}$	ADTRG $\bar{}$ input high level pulse width Hardware trigger input high level pulse width	$\frac{3}{\phi_{AD}}$		ns
$t_{W(ADL)}$	ADTRG $\bar{}$ input low level pulse width Hardware trigger input high level pulse width	125		ns

**Table 29.32 External Interrupt  $\overline{INT}_i$  Input**

Symbol	Characteristic		Value		Unit
			Min.	Max.	
$t_{W(INH)}$	$\overline{INT}_i$ input high level pulse width (1)	Edge sensitive	250		ns
		Level sensitive	$t_{C(CPU)} + 200$		ns
$t_{W(INL)}$	$\overline{INT}_i$ input low level pulse width (1)	Edge sensitive	250		ns
		Level sensitive	$t_{C(CPU)} + 200$		ns

Note:

1. The values are applied in case the filtering function is disabled.

$$V_{CC} = 5 \text{ V}$$

Timing Requirements ( $V_{CC} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.33 Serial Bus Interface**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$f_{(SSCK)}$	SSCKi frequency		4	MHz
$t_{c(SSCK)}$	SSCKi clock cycle time	250		ns
$t_{w(SSCKH)}$	SSCKi input high level pulse width	$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
$t_{w(SSCKL)}$	SSCKi input low level pulse width	$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
$t_{r(SSCK)}$	SSCKi input rising time		1	$\mu\text{s}$
$t_{f(SSCK)}$	SSCKi input falling time		1	$\mu\text{s}$
$t_{su(SCS-SSCK)}$	SCSi input setup time	$t_{c(BCLK)} + 50$		ns
$t_h(SSCK-SCS)$	SCSi input hold time	$t_{c(BCLK)} + 50$		ns
$t_{su(SSI-SSCK)}$	SSI input setup time	80		ns
$t_h(SSCK-SSI)$	SSI input hold time	10		ns
$t_{su(SSO-SSCK)}$	SSO input setup time	80		ns
$t_h(SSCK-SSO)$	SSO input hold time	20		ns

$$V_{CC} = 5 \text{ V}$$

Switching Characteristics ( $V_{CC} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.34 Serial Interface**

Symbol	Characteristic	Measurement Condition	Value		Unit
			Min.	Max.	
$t_{d(C-Q)}$	TXDi output delay time	Refer to Figure 29.6		80	ns
$t_{h(C-Q)}$	TXDi output hold time		0		ns

**Table 29.35 Serial Bus Interface**

Symbol	Characteristic	Measurement Condition	Value		Unit
			Min.	Max.	
$t_{w(SSCKH)}$	SSCKi output high level pulse width	Refer to Figure 29.6	$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
$t_{w(SSCKL)}$	SSCKi output low level pulse width		$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
$t_{r(SSCK)}$	SSCKi output rising time			20	ns
$t_{f(SSCK)}$	SSCKi output falling time			20	ns
$t_{d(SCS-SSCK)}$	SSCKi output delay time for SCSi			$0.5 \times t_{c(SSCK)} + 20$	ns
$t_{d(SSCK-SCS)}$	SCSi output delay time for SSCKi			$0.5 \times t_{c(SSCK)} - 20$	ns
$t_{en(SCS-SSO)}$	SSOi output enable time			$1.5 \times t_{c(BCLK)} + 100$	ns
$t_{dis(SCS-SSO)}$	SSOi output disable time			$1.5 \times t_{c(BCLK)} + 100$	ns
$t_{en(SCS-SSI)}$	SSli output enable time			$1.5 \times t_{c(BCLK)} + 100$	ns
$t_{dis(SCS-SSI)}$	SSli output disable time			$1.5 \times t_{c(BCLK)} + 100$	ns
$t_{d(SSCK-SSO)}$	SSOi output delay time for SSCKi			30	ns
$t_{d(SSCK-SSI)}$	SSli output delay time for SSCKi			85	ns
$t_{rec(SCS)}$	SCSi output high level period in continuous transmission			$0.625 \times t_{c(SSCK)}$	ns

$$V_{CC} = 3.3 \text{ V}$$

**Table 29.36 Electrical Characteristics (1/3) ( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = T_{opr}$ , and  $f_{(CPU)} = 64 \text{ MHz}$ , unless otherwise noted)**

Symbol	Characteristic		Measurement Condition	Value			Unit
				Min.	Typ.	Max.	
$V_{OH}$	High level output voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	$I_{OH} = -1 \text{ mA}$	$V_{CC} - 0.6$		$V_{CC}$	V
$V_{OL}$	Low level output voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7	$I_{OL} = 1 \text{ mA}$			0.5	V

$$V_{CC} = 3.3 \text{ V}$$

**Table 29.37 Electrical Characteristics (2/3) ( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = T_{opr}$ , and  $f_{(CPU)} = 64 \text{ MHz}$ , unless otherwise noted)**

Symbol	Characteristic	Measurement Condition	Value			Unit	
			Min.	Typ.	Max.		
$V_{T+} - V_{T-}$	Hysteresis	NMI, $\overline{\text{INT0}}$ to $\overline{\text{INT8}}$ , $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$ , $\overline{\text{TA0IN}}$ to $\overline{\text{TA4IN}}$ , $\overline{\text{TA0OUT}}$ to $\overline{\text{TA4OUT}}$ , $\overline{\text{TB0IN}}$ to $\overline{\text{TB5IN}}$ , $\overline{\text{CTS0}}$ to $\overline{\text{CTS4}}$ , $\overline{\text{CLK0}}$ to $\overline{\text{CLK4}}$ , $\overline{\text{RXD0}}$ to $\overline{\text{RXD4}}$ , $\overline{\text{SCL0}}$ to $\overline{\text{SCL2}}$ , $\overline{\text{SDA0}}$ to $\overline{\text{SDA2}}$ , $\overline{\text{SS0}}$ to $\overline{\text{SS2}}$ , $\overline{\text{SRXD0}}$ to $\overline{\text{SRXD2}}$ , $\overline{\text{ADTRG}}$ , $\overline{\text{IIO0\_0}}$ to $\overline{\text{IIO0\_7}}$ , $\overline{\text{IIO1\_0}}$ to $\overline{\text{IIO1\_7}}$ , $\overline{\text{IIO2\_0}}$ to $\overline{\text{IIO2\_7}}$ , $\overline{\text{IIO3\_0}}$ to $\overline{\text{IIO3\_7}}$ , $\overline{\text{UD0A}}$ , $\overline{\text{UD0B}}$ , $\overline{\text{UD1A}}$ , $\overline{\text{UD1B}}$ , $\overline{\text{SCS0}}$ to $\overline{\text{SCS2}}$ , $\overline{\text{SSCK0}}$ to $\overline{\text{SSCK2}}$ , $\overline{\text{SSI0}}$ to $\overline{\text{SSI2}}$ , $\overline{\text{SSO0}}$ to $\overline{\text{SSO2}}$ , $\overline{\text{LIN0\_0IN}}$ to $\overline{\text{LIN0\_3IN}}$ , $\overline{\text{LIN1\_0IN}}$ to $\overline{\text{LIN1\_3IN}}$ , $\overline{\text{CAN0IN}}$ to $\overline{\text{CAN2IN}}$ , $\overline{\text{CAN0WU}}$ to $\overline{\text{CAN2WU}}$		0.2	1.0	V	
							$\overline{\text{RESET}}$
$I_{IH}$	High level input current	XIN, $\overline{\text{RESET}}$ , CNVSS, NSD, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	$V_I = 3.3 \text{ V}$		1.0	$\mu\text{A}$	
$I_{IL}$	Low level input current	XIN, $\overline{\text{RESET}}$ , CNVSS, NSD, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	$V_I = 0 \text{ V}$		-1.0	$\mu\text{A}$	
$R_{PULLUP}$	Pull-up resistor	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7	$V_I = 0 \text{ V}$	50	100	500	$\text{k}\Omega$
$R_{fXIN}$	Feedback resistor	XIN		3		$\text{M}\Omega$	
$R_{fXCIN}$	Feedback resistor	XCIN		25		$\text{M}\Omega$	



$$V_{CC} = 3.3 \text{ V}$$

**Table 29.38 Electrical Characteristics (3/3)**

( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristic	Measurement Condition	Value			Unit	
			Min.	Typ.	Max.		
$I_{CC}$	Power supply current	In single-chip mode, output pins are left open and others are connected to $V_{SS}$	$f_{(CPU)} = 64 \text{ MHz}$ , $f_{(BCLK)} = 32 \text{ MHz}$ , $f_{(XIN)} = 8 \text{ MHz}$ , Active: XIN, PLL, Stopped: XCIN, OCO		43	70	mA
		XIN-XOUT Drive strength: low	$f_{(CPU)} = f_{SO(PLL)}/24 \text{ MHz}$ , Active: PLL (self-oscillation), Stopped: XIN, XCIN, OCO		7		mA
		XCIN-XCOUT Drive strength: low	$f_{(CPU)} = f_{(BCLK)} = f_{(XIN)}/256 \text{ MHz}$ , $f_{(XIN)} = 8 \text{ MHz}$ , Active: XIN, Stopped: PLL, XCIN, OCO		670		$\mu\text{A}$
			$f_{(CPU)} = f_{(BCLK)} = 32.768 \text{ kHz}$ , Active: XCIN, Stopped: XIN, PLL, OCO, Main regulator: shutdown		180		$\mu\text{A}$
			$f_{(CPU)} = f_{(BCLK)} = f_{(OCO)}/4 \text{ kHz}$ , Active: OCO, Stopped: XIN, PLL, XCIN, Main regulator: shutdown		190		$\mu\text{A}$
			$f_{(CPU)} = f_{(BCLK)} = f_{(XIN)}/256 \text{ MHz}$ , $f_{(XIN)} = 8 \text{ MHz}$ , Active: XIN, Stopped: PLL, XCIN, OCO, $T_a = 25^\circ\text{C}$ , Wait mode		500	900	$\mu\text{A}$
			$f_{(CPU)} = f_{(BCLK)} = 32.768 \text{ kHz}$ , Active: XCIN, Stopped: XIN, PLL, OCO, Main regulator: shutdown, $T_a = 25^\circ\text{C}$ , Wait mode		8	140	$\mu\text{A}$
			$f_{(CPU)} = f_{(BCLK)} = f_{(OCO)}/4 \text{ kHz}$ , Active: OCO, Stopped: XIN, PLL, XCIN, Main regulator: shutdown, $T_a = 25^\circ\text{C}$ , Wait mode		10	150	$\mu\text{A}$
			Stopped: all clocks, Main regulator: shutdown, $T_a = 25^\circ\text{C}$		5	70	$\mu\text{A}$
			Stopped: all clocks, Main regulator: shutdown, $T_a = 85^\circ\text{C}$			400	$\mu\text{A}$
	Stopped: all clocks, Main regulator: shutdown, $T_a = 105^\circ\text{C}$			1200	$\mu\text{A}$		
	Stopped: all clocks, Main regulator: shutdown, $T_a = 125^\circ\text{C}$			2000	$\mu\text{A}$		

$$V_{CC} = 3.3 \text{ V}$$

**Table 29.39 A/D Conversion Characteristics ( $V_{CC} = AV_{CC} = V_{REF} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = T_{opr}$ , and  $f_{(BCLK)} = 32 \text{ MHz}$ , unless otherwise noted)**

Symbol	Characteristic	Measurement Condition	Value			Unit	
			Min.	Typ.	Max.		
—	Resolution	$V_{REF} = V_{CC}$			10	Bits	
—	Absolute error	$V_{REF} = V_{CC} = 3.3 \text{ V}$	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, ANEX1			±5	LSB
			External op-amp connection mode			±7	LSB
INL	Integral non-linearity error	$V_{REF} = V_{CC} = 3.3 \text{ V}$	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, ANEX1			±5	LSB
			External op-amp connection mode			±7	LSB
DNL	Differential non- linearity error	$V_{REF} = V_{CC} = 3.3 \text{ V}$			±1	LSB	
—	Offset error				±3	LSB	
—	Gain error				±3	LSB	
$R_{LADDER}$	Resistor ladder	$V_{REF} = V_{CC}$	4		20	k $\Omega$	
$t_{CONV}$	Conversion time (10 bits)	$\phi_{AD} = 10 \text{ MHz}$ , with sample and hold function	3.3			$\mu\text{s}$	
$t_{CONV}$	Conversion time (8 bits)	$\phi_{AD} = 10 \text{ MHz}$ , with sample and hold function	2.8			$\mu\text{s}$	
$t_{SAMP}$	Sampling time	$\phi_{AD} = 10 \text{ MHz}$	0.3			$\mu\text{s}$	
$V_{IA}$	Analog input voltage		0		$V_{REF}$	V	
$\phi_{AD}$	Operating clock frequency	Without sample and hold function	0.25		10	MHz	
		With sample and hold function	1		10	MHz	
$R_{PU(AST)}$	Pull-up resistor for open-circuit detection		5	10	15	k $\Omega$	
$R_{PD(AST)}$	Pull-down resistor for open-circuit detection		5	10	15	k $\Omega$	

$$V_{CC} = 3.3 \text{ V}$$

**Table 29.40 D/A Conversion Characteristics ( $V_{CC} = AV_{CC} = V_{REF} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)**

Symbol	Characteristic	Measurement Condition	Value			Unit
			Min.	Typ.	Max.	
—	Resolution				8	Bits
—	Absolute precision				1.0	%
$t_s$	Settling time				3	$\mu\text{s}$
$R_O$	Output resistance		4	10	20	$\text{k}\Omega$
$I_{VREF}$	Reference input current	See Note 1			1.0	mA

Note:

- One D/A converter is used. The DAi register ( $i = 0, 1$ ) of the other unused converter is set to 00h. The resistor ladder for the A/D converter is not considered.  
Even when the VCUT bit in the AD0CON1 register is set to 0 ( $V_{REF}$  disconnected),  $I_{VREF}$  is supplied.

$$V_{CC} = 3.3 \text{ V}$$

Timing Requirements ( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.41 External Clock Input**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{C(X)}$	External clock input period	125	250	ns
$t_{W(XH)}$	External clock input high level pulse width	50		ns
$t_{W(XL)}$	External clock input low level pulse width	50		ns
$t_{r(X)}$	External clock input rise time		5	ns
$t_{f(X)}$	External clock input fall time		5	ns
$t_W / t_C$	External clock input duty	40	60	%

$$V_{CC} = 3.3 \text{ V}$$

Timing Requirements ( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.42 Timer A Input (counting input in event counter mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input clock cycle time	200		ns
$t_{w(TAH)}$	TAiIN input high level pulse width	80		ns
$t_{w(TAL)}$	TAiIN input low level pulse width	80		ns

**Table 29.43 Timer A Input (gating input in timer mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input clock cycle time	400		ns
$t_{w(TAH)}$	TAiIN input high level pulse width	180		ns
$t_{w(TAL)}$	TAiIN input low level pulse width	180		ns

**Table 29.44 Timer A Input (external trigger input in one-shot timer mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input clock cycle time	200		ns
$t_{w(TAH)}$	TAiIN input high level pulse width	80		ns
$t_{w(TAL)}$	TAiIN input low level pulse width	80		ns

**Table 29.45 Timer A Input (external trigger input in pulse-width modulation mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{w(TAH)}$	TAiIN input high level pulse width	80		ns
$t_{w(TAL)}$	TAiIN input low level pulse width	80		ns

**Table 29.46 Timer A Input (increment/decrement switching input in event counter mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(UP)}$	TAiOUT input clock cycle time	2000		ns
$t_{w(UPH)}$	TAiOUT input high level pulse width	1000		ns
$t_{w(UPL)}$	TAiOUT input low level pulse width	1000		ns
$t_{su(UP-TIN)}$	TAiOUT input setup time	400		ns
$t_h(TIN-UP)$	TAiOUT input hold time	400		ns

$$V_{CC} = 3.3 \text{ V}$$

Timing Requirements ( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.47 Timer B Input (counting input in event counter mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input clock cycle time (one edge counting)	200		ns
$t_{w(TBH)}$	TBiIN input high level pulse width (one edge counting)	80		ns
$t_{w(TBL)}$	TBiIN input low level pulse width (one edge counting)	80		ns
$t_{c(TB)}$	TBiIN input clock cycle time (both edges counting)	200		ns
$t_{w(TBH)}$	TBiIN input high level pulse width (both edges counting)	80		ns
$t_{w(TBL)}$	TBiIN input low level pulse width (both edges counting)	80		ns

**Table 29.48 Timer B Input (pulse period measure mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input clock cycle time	400		ns
$t_{w(TBH)}$	TBiIN input high level pulse width	180		ns
$t_{w(TBL)}$	TBiIN input low level pulse width	180		ns

**Table 29.49 Timer B Input (pulse-width measure mode)**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input clock cycle time	400		ns
$t_{w(TBH)}$	TBiIN input high level pulse width	180		ns
$t_{w(TBL)}$	TBiIN input low level pulse width	180		ns

$$V_{CC} = 3.3 \text{ V}$$

Timing Requirements ( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.50 Serial Interface**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input clock cycle time	200		ns
$t_{w(CKH)}$	CLKi input high level pulse width	80		ns
$t_{w(CKL)}$	CLKi input low level pulse width	80		ns
$t_{su(D-C)}$	RXDi input setup time	80		ns
$t_{h(C-D)}$	RXDi input hold time	90		ns

**Table 29.51 A/D Trigger Input**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{w(ADH)}$	ADTRG input high level pulse width Hardware trigger input high level pulse width	$\frac{3}{\phi_{AD}}$		ns
$t_{w(ADL)}$	ADTRG input low level pulse width Hardware trigger input high level pulse width	125		ns

**Table 29.52 External Interrupt  $\overline{INTi}$  Input**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INTi}$ input high level pulse width (1)	Edge sensitive	250	ns
		Level sensitive	$t_{C(CPU)} + 200$	ns
$t_{w(INL)}$	$\overline{INTi}$ input low level pulse width (1)	Edge sensitive	250	ns
		Level sensitive	$t_{C(CPU)} + 200$	ns

Note:

1. The values are applied in case filtering function is disabled.

$$V_{CC} = 3.3 \text{ V}$$

Timing Requirements ( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.53 Serial Bus Interface**

Symbol	Characteristic	Value		Unit
		Min.	Max.	
$f_{(SSCK)}$	SSCKi frequency		4	MHz
$t_{c(SSCK)}$	SSCKi clock cycle time	250		ns
$t_{w(SSCKH)}$	SSCKi input high level pulse width	$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
$t_{w(SSCKL)}$	SSCKi input low level pulse width	$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
$t_{r(SSCK)}$	SSCKi input rising time		1	$\mu\text{s}$
$t_{f(SSCK)}$	SSCKi input falling time		1	$\mu\text{s}$
$t_{su(SCS-SSCK)}$	SCSi input setup time	$t_{c(BCLK)} + 50$		ns
$t_{h(SSCK-SCS)}$	SCSi input hold time	$t_{c(BCLK)} + 50$		ns
$t_{su(SSI-SSCK)}$	SSI input setup time	100		ns
$t_{h(SSCK-SSI)}$	SSI input hold time	10		ns
$t_{su(SSO-SSCK)}$	SSO input setup time	100		ns
$t_{h(SSCK-SSO)}$	SSO input hold time	20		ns



$$V_{CC} = 3.3 \text{ V}$$

Switching Characteristics ( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 29.54 Serial Interface**

Symbol	Characteristic	Measurement Condition	Value		Unit
			Min.	Max.	
$t_{d(C-Q)}$	TXDi output delay time	Refer to Figure 29.6		80	ns
$t_{h(C-Q)}$	TXDi output hold time		0		ns

**Table 29.55 Serial Bus Interface**

Symbol	Characteristic	Measurement Condition	Value		Unit
			Min.	Max.	
$t_{w(SSCKH)}$	SSCKi output high level pulse width	Refer to Figure 29.6	$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
$t_{w(SSCKL)}$	SSCKi output low level pulse width		$0.35 \times t_{c(SSCK)}$	$0.6 \times t_{c(SSCK)}$	ns
$t_{r(SSCK)}$	SSCKi output rising time			35	ns
$t_{f(SSCK)}$	SSCKi output falling time			35	ns
$t_{d(SCS-SSCK)}$	SSCKi output delay time for SCSi			$0.5 \times t_{c(SSCK)} + 40$	ns
$t_{d(SSCK-SCS)}$	SCSi output delay time for SSCKi		$0.5 \times t_{c(SSCK)} - 40$		ns
$t_{en(SCS-SSO)}$	SSOi output enable time			$1.5 \times t_{c(BCLK)} + 100$	ns
$t_{dis(SCS-SSO)}$	SSOi output disable time			$1.5 \times t_{c(BCLK)} + 100$	ns
$t_{en(SCS-SSI)}$	SSLi output enable time			$1.5 \times t_{c(BCLK)} + 100$	ns
$t_{dis(SCS-SSI)}$	SSLi output disable time			$1.5 \times t_{c(BCLK)} + 100$	ns
$t_{d(SSCK-SSO)}$	SSOi output delay time for SSCKi			50	ns
$t_{d(SSCK-SSI)}$	SSLi output delay time for SSCKi			120	ns
$t_{rec(SCS)}$	SCSi output high level period in continuous transmission			$0.625 \times t_{c(SSCK)}$	ns




Figure 29.6 Switching Characteristic Measurement Circuit




Figure 29.7 External Clock Input Timing




Figure 29.8 Timing of Peripherals




Figure 29.9 Timing of Serial Bus Interface

## 30. Usage Notes

### 30.1 Notes on Board Designing

#### 30.1.1 Power Supply Pins

The board should be designed so there is no potential difference between pins with the same name. Note the following points:

- Connect all VSS pins to the same GND. Traces for the pins should be as wide as physically possible so the same voltage can be applied to every VSS pin.
- Connect all VCC pins to the same power supply. Traces for the pins should be as wide as physically possible so the same voltage can be applied to every VCC pin.

Insert a capacitor between each VCC pin and the VSS pin to prevent operation errors due to noise. The capacitor should be beneficially effective at high and low frequencies and should have a capacitance of approximately 0.1  $\mu\text{F}$ . The traces for the capacitor and the power supply pins should be as short and wide as physically possible.

#### 30.1.2 Supply Voltage

The device is operationally guaranteed under operating conditions specified in electrical characteristics.

Drive the  $\overline{\text{RESET}}$  pin low before the supply voltage becomes lower than the recommended value.

## 30.2 Notes on Register Setting

### 30.2.1 Registers with Write-only Bits

Read-modify-write instructions cannot be used when setting a register containing write-only bits. Read-modify-write instructions read a value of an address, modify the value, and write the modified value to the same address. Table 30.1 lists read-modify-write instructions, and Table 30.2 lists registers containing write-only bits. To set a new value by modifying the previous one, write the previous value into RAM as well as to the register, change the contents of the RAM and then transfer the new value to the register by the MOV instruction.

**Table 30.1 Read-modify-write Instructions**

Function	Mnemonic
Transfer	MOV <i>Dir</i>
Bit processing	BCLR, BMC <i>nd</i> , BNOT, BSET, BTSTC, and BTSTS
Shifting	ROLC, RORC, ROT, SHA, and SHL
Arithmetic operation	ABS, ADC, ADCF, ADD, ADSF, DEC, DIV, DIVU, DIVX, EXTS, EXTZ, INC, MUL, MULU, NEG, SBB, and SUB
Decimal operation	DADC, DADD, DSBB, and DSUB
Floating-point operation	ADDF, DIVF, MULF, and SUBF
Logical operation	AND, NOT, OR, and XOR

**Table 30.2 Registers with Write-only Bits**

Module	Register	Symbol	Address
Watchdog timer	Watchdog timer start register	WDTS	04404Eh
Timer A	Timer A0 register <sup>(1)</sup>	TA0	0347h-0346h
	Timer A1 register <sup>(1)</sup>	TA1	0349h-0348h
	Timer A2 register <sup>(1)</sup>	TA2	034Bh-034Ah
	Timer A3 register <sup>(1)</sup>	TA3	034Dh-034Ch
	Timer A4 register <sup>(1)</sup>	TA4	034Fh-034Eh
	Increment/decrement select register	UDF	0344h
Three-phase motor control timers	Timer B2 interrupt generating frequency set counter	ICTB2	030Dh
	Timer A1-1 register	TA11	0303h-0302h
	Timer A2-1 register	TA21	0305h-0304h
	Timer A4-1 register	TA41	0307h-0306h
	Timer A1 mirror register	TA1M	0221h-0220h
	Timer A2 mirror register	TA2M	0225h-0224h
	Timer A4 mirror register	TA4M	0229h-0228h
	Timer A1-1 mirror register	TA11M	0223h-0222h
	Timer A2-1 mirror register	TA21M	0227h-0226h
	Timer A4-1 mirror register	TA41M	022Bh-022Ah
	Dead time timer	DTT	030Ch
Serial interface	UART0 bit rate register	U0BRG	0369h
	UART1 bit rate register	U1BRG	02E9h
	UART2 bit rate register	U2BRG	0339h
	UART3 bit rate register	U3BRG	01E1h
	UART4 bit rate register	U4BRG	01E9h
	UART0 transmit buffer register	U0TB	036Bh-036Ah
	UART1 transmit buffer register	U1TB	02EBh-02EAh
	UART2 transmit buffer register	U2TB	033Bh-033Ah
	UART3 transmit buffer register	U3TB	01E3h-01E2h
	UART4 transmit buffer register	U4TB	01EBh-01EAh
CAN module	CAN0 receive FIFO pointer control register	C0RFPCR	047F49h
	CAN0 transmit FIFO pointer control register	C0TFPCR	047F4Bh
	CAN1 receive FIFO pointer control register	C1RFPCR	047B49h
	CAN1 transmit FIFO pointer control register	C1TFPCR	047B4Bh
	CAN2 receive FIFO pointer control register	C2RFPCR	047749h
	CAN2 transmit FIFO pointer control register	C2TFPCR	04774Bh

Note:

1. The register has write-only bits in one-shot timer mode and pulse-width modulation mode.

## 30.3 Notes on Clock Generator

### 30.3.1 Sub Clock

#### 30.3.1.1 Oscillator Constant Matching

The constant matching of the sub clock oscillator should be evaluated in both cases when the drive strength is high and low.

Contact the oscillator manufacturer for details on the oscillation circuit constant matching.

### 30.3.2 Power Control

Do not switch the base clock source until the oscillation of the clock to be used has stabilized. However, this does not apply to the on-chip oscillator since it starts running immediately after the CM31 bit in the CM3 register is set to 1.

To switch the base clock source from the PLL clock to a low speed clock, use the MOV.L or OR.L instruction to set the BCS bit in the CCR register to 1.

- Program example in assembly language

```
OR.L    #80h, 0004h
```

- Program example in C language

```
asm("OR.L #80h, 0004h");
```

#### 30.3.2.1 Stop Mode

- To exit stop mode using a reset, apply a low signal to the  $\overline{\text{RESET}}$  pin until the main clock oscillation stabilizes.

#### 30.3.2.2 Suggestions for Power Saving

The following are suggestions to reduce power consumption when programming or designing systems.

- I/O pins:

If inputs are floating, both transistors may be conducting. Set unassigned pins to input mode and connect each of them to VSS via a resistor, or set them to output mode and leave them open.

- A/D converter:

When not performing the A/D conversion, set the VCUT bit in the AD0CON1 register to 0 (VREF disconnected). To perform the A/D conversion, set the VCUT bit to 1 (VREF connected) and wait at least 1  $\mu\text{s}$  before starting conversion.

- D/A converter:

When not performing the D/A conversion, set the DAiE bit in the DACON register ( $i = 0, 1$ ) to 0 (output disabled) and the DAi register to 00h.

- Peripheral clock stop:

When entering wait mode, power consumption can be reduced by setting the CM02 bit in the CM0 register to 1 to stop the peripheral clock source. However, this setting does not stop the fC32.



## 30.4 Notes on Interrupts

### 30.4.1 ISP Setting

The interrupt stack pointer (ISP) is initialized to 00000000h after a reset. Set a value to the ISP before an interrupt is accepted, otherwise the program may go out of control. A multiple of 4 should be set to the ISP, which enables faster interrupt sequence due to less memory access.

When using NMI, in particular, since this interrupt cannot be disabled, set the PM24 bit in the PM2 register to 1 (NMI enabled) after setting the ISP at the beginning of the program.

### 30.4.2 NMI

- NMI cannot be disabled once the PM24 bit in the PM2 register is set to 1 (NMI enabled). This bit setting should be done only when using NMI.
- When the PM24 bit in the PM2 register is 1 (NMI enabled), the P8\_5 bit in the P8 register is enabled just for monitoring the  $\overline{\text{NMI}}$  pin state. It is not enabled as a general port.

### 30.4.3 External Interrupts

- The input signal to the  $\overline{\text{INT}}_i$  pin requires the pulse width specified in the electrical characteristics ( $i = 0$  to 8). If the pulse width is narrower than the specification, an external interrupt may not be accepted.
- When the effective level or edge of the  $\overline{\text{INT}}_i$  pin ( $i = 0$  to 8) is changed by the following bits: bits POL, LVS in the INTiIC register, the IFSR0i bit ( $i = 0$  to 5) in the IFSR0 register, and the IFSR1j bit ( $j = i - 6$ ;  $i = 6$  to 8) in the IFSR1 register, the corresponding IR bit may become 1 (interrupt requested). When setting the above mentioned bits, preset bits ILVL2 to ILVL0 in the INTiIC register to 000b (interrupt disabled). After setting the above mentioned bits, set the corresponding IR bit to 0 (no interrupt requested), then rewrite bits ILVL2 to ILVL0.
- The interrupt input signals to pins  $\overline{\text{INT}}_6$  to  $\overline{\text{INT}}_8$  are also connected to bits INT6R to INT8R in registers IIO9IR to IIO11IR. Therefore, these input signals, when assigned to the intelligent I/O, can be used as a source for exiting wait mode or stop mode. Note that these signals are enabled only on the falling edge and not affected by the following bit settings: bits POL and LVS in the INTiIC register ( $i = 0$  to 8), IFSR0i bit ( $i = 0$  to 5) in the IFSR0 register, and the IFSR1j bit ( $j = i - 6$ ;  $i = 6$  to 8) in the IFSR1 register.

## 30.5 Notes on DMAC

### 30.5.1 DMAC-associated Register Settings

- Set DMAC-associated registers while bits MDi1 and MDi0 in the DMDi register are 00b (DMA transfer disabled) (i = 0 to 3). Then, set bits MDi1 and MDi0 to 01b (single transfer) or 11b (repeat transfer) at the end of the setup procedure. This procedure also applies when rewriting bits UDAi, USAi, and BWi1 and BWi0 in the DMDi register.
- When rewriting the DMAC-associated registers while DMA transfer is enabled, stop the peripherals that can be DMA triggers so that no DMA transfer request is generated, then set bits MDi1 and MDi0 in the DMDi register of the corresponding channel to 00b (DMA transfer disabled).
- Once a DMA transfer request is accepted, DMA transfer cannot be disabled even if setting bits MDi1 and MDi0 in the DMDi register to 00b (DMA transfer disabled). Do not change the settings of any DMAC-associated registers other than bits MDi1 and MDi0 until the DMA transfer is completed.
- After setting registers DMiSL and DMiSL2, wait at least six peripheral bus clocks to set bits MDi1 and MDi0 in the DMDi register to 01b (single transfer) or 11b (repeat transfer).

### 30.5.2 Reading DMAC-associated Registers

- Use the following read order to sequentially read registers DMiSL and DMiSL2:  
DM0SL, DM1SL, DM2SL, and DM3SL  
DM0SL2, DM1SL2, DM2SL2, and DM3SL2

## 30.6 Notes on Timers

### 30.6.1 Timer A and Timer B

All timers are stopped after a reset. To restart timers, configure parameters such as operating mode, count source, and counter value, then set the TAI<sub>S</sub> bit or TB<sub>J</sub>S bit in the TABSR or TBSR register to 1 (count starts) (i = 0 to 4; j = 0 to 5).

The following registers and bits should be set while the TAI<sub>S</sub> bit or TB<sub>J</sub>S bit is 0 (count stops):

- Registers TAI<sub>MR</sub> and TB<sub>J</sub>MR
- UDF register
- Bits TAZIE, TA0TGL, and TA0TGH in the ONSF register
- TRGSR register

### 30.6.2 Timer A

#### 30.6.2.1 Timer Mode

- While the timer counter is running, the TAI register indicates a counter value at any given time. However, FFFFh is read while reloading is in progress. A set value is read if the TAI register is set while the timer counter is stopped.

#### 30.6.2.2 Event Counter Mode

- While the timer counter is running, the TAI register indicates a counter value at any given time. However, FFFFh is read if the timer counter underflows or 0000h if overflows while reloading is in progress. A set value is read if the TAI register is set while the timer counter is stopped.

#### 30.6.2.3 One-shot Timer Mode

- If the TAI<sub>S</sub> bit in the TABSR register is set to 0 (count stops) while the timer counter is running, the following operations are performed:
  - The timer counter stops and the setting value of the TAI register is reloaded.
  - A low signal is output at the TAI<sub>OUT</sub> pin.
  - The IR bit in the TAI<sub>IC</sub> register becomes 1 (interrupts requested) after one CPU clock cycle.
- The one-shot timer is operated by an internal count source. When the trigger is an input to the TAI<sub>IN</sub> pin, the signal is output with a maximum one count source clock delay after a trigger input to the TAI<sub>IN</sub> pin.
- The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt, set the IR bit to 0 after one of the settings below is done:
  - Select one-shot timer mode after a reset.
  - Switch operating modes from timer mode to one-shot timer mode.
  - Switch operating modes from event counter mode to one-shot timer mode.
- If a retrigger occurs while counting, the timer counter decrements by one, reloads the setting value of the TAI register, and then continues counting. To generate a retrigger while counting, wait at least one count source cycle after the last trigger is generated.
- When an external trigger input is selected to start counting in timer A one-shot mode, do not provide an external retrigger for 300 ns before the timer counter reaches 0000h. Otherwise, it may stop counting.

#### 30.6.2.4 Pulse-width Modulation Mode

- The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt, set the IR bit to 0 after one of the settings below is done (i = 0 to 4):
  - Select pulse-width modulation mode after a reset.
  - Switch operating modes from timer mode to pulse-width modulation mode.
  - Switch operating modes from event counter mode to pulse-width modulation mode.
  
- If the TAI<sub>S</sub> bit in the TABSR register is set to 0 (count stops) while PWM pulse is output, the following operations are performed:
  - The timer counter stops.
  - The output level at the TAI<sub>OUT</sub> pin changes from high to low. The IR bit becomes 1.
  - When a low signal is output at the TAI<sub>OUT</sub> pin, it does not change. The IR bit does not change, either.

### 30.6.3 Timer B

#### 30.6.3.1 Timer Mode and Event Counter Mode

- While the timer counter is running, the TBj register indicates a counter value at any given time (j = 0 to 5). However, FFFFh is read while reloading is in progress. When a value is set to the TBj register while the timer counter is stopped, if the TBj register is read before the count starts, the set value is read.

#### 30.6.3.2 Pulse Period/Pulse-width Measure Mode

- To set the MR3 bit in the TBjMR register to 0 (no overflow), write the TBjMR register after the MR3 bit becomes 1 (overflow) and at least one count source cycle has elapsed while the TBjS bit in the TABSR or TBSR register is 1 (start counter).
- Use the IR bit in the TBjIC register to detect overflow. The MR3 bit is used only to determine an interrupt request source within the interrupt handler.
- The counter value is undefined when the timer counter starts. Therefore, the timer counter may overflow before a measured pulse is applied on the initial valid edge and cause a timer Bj interrupt request to be generated.
- When the measured pulse is applied on the initial valid edge after the timer counter starts, an undefined value is transferred to the reload register. At this time, a timer Bj interrupt request is not generated.
- The IR bit may become 1 (interrupt requested) by changing bits MR1 and MR0 in the TBjMR register after the timer counter starts. However, if the same value is rewritten to bits MR1 and MR0, the IR bit does not change.
- Pulse width is continuously measured in pulse-width measure mode. Whether the measurement result is high-level width or not is determined by a program.
- When an overflow occurs at the same time a pulse is applied on the valid edge, this pulse is not recognized since an interrupt request is generated only once. Do not let an overflow occur in pulse period measure mode.
- In pulse-width measure mode, determine whether an interrupt source is a pulse applied on the valid edge or an overflow by reading the port level in the timer Bj interrupt handler.

## 30.7 Notes on Three-phase Motor Control Timers

### 30.7.1 Shutdown

- When a low signal is applied to the  $\overline{\text{NMI}}$  pin with the following bit settings, pins TA1OUT, TA2OUT, and TA4OUT become high-impedance: the PM24 bit in the PM2 register is 1 (NMI enabled), the SDE bit in the IOBC register is 1 (shutdown enabled), the INV02 bit in the INVC0 register is 1 (three-phase motor control timers used), and the INV03 bit is 1 (three-phase motor control timer output enabled).

### 30.7.2 Register Setting

- Do not write to the TAI1 register before and after timer B2 underflows ( $i = 1, 2, 4$ ). Before writing to the TAI1 register, read the TB2 register to verify that sufficient time remains until timer B2 underflows. Then, immediately write to the TAI1 register so no interrupt handling is performed during this write procedure. If the TB2 register indicates little time remains until the underflow, write to the TAI1 register after timer B2 underflows.

## 30.8 Notes on Serial Interface

### 30.8.1 Changing the UiBRG Register (i = 0 to 4)

- Set the UiBRG register after setting bits CLK1 and CLK0 in the UiC0 register. When these bits are changed, the UiBRG register must be set again.
- When a clock is input immediately after the UiBRG register is set to 00h, the counter may become FFh. In this case, it requires extra 256 clocks to reload 00h to the register. Once 00h is reloaded, the counter performs the operation without dividing the count source according to the setting.

### 30.8.2 Synchronous Serial Interface Mode

#### 30.8.2.1 Selecting an External Clock

- If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the UiC0 register is 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge), or while the external clock is held low when the CKPOL bit is 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge) (i = 0 to 4):
  - The TE bit in the UiC1 register is 1 (transmission enabled).
  - The RE bit in the UiC1 register is 1 (reception enabled). This bit setting is not required when only transmitting.
  - The TI bit in the UiC1 register is 0 (data held in the UiTB register).

#### 30.8.2.2 Receive Operation

- In synchronous serial interface mode, the transmit/receive clock is controlled by the transmit control circuit. Set UARTi-associated registers for a transmit operation, even if the MCU is used only for receive operation (i = 0 to 4). Dummy data is output from the TXDi pin while receiving when the TXDi pin is set to output mode.
- When data is received continuously, an overrun error occurs when the RI bit in the UiC1 register is 1 (data held in the UiRB register) and the seventh bit of the next data is received in the UARTi receive shift register. Then, the OER bit in the UiRB register becomes 1 (overrun error occurred). In this case, the UiRB register becomes undefined. If an overrun error occurs, the IR bit in the SiRIC register does not change to 1.

### 30.8.3 Special Mode 1 (I<sup>2</sup>C Mode)

- To generate a START condition, STOP condition, or repeated START condition, set the STSPSEL bit in the UiSMR4 register to 0 (i = 0 to 2). Then, wait at least a half clock cycle of the transmit/receive clock to change the condition generate bits (STAREQ, RSTAREQ, or STPREQ bit) from 0 to 1.

### 30.8.4 Reset Procedure on Communication Error

Operations which result in communication errors such as rewriting function select registers during transmission/reception should not be performed. Follow the procedure below to reset the internal circuit once the communication error occurs in the following cases: when the operation above is performed by a receiver or transmitter or when a bit slip is caused by noise.

#### A. Synchronous Serial Interface Mode

- (1) Set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled) (i = 0 to 4).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (synchronous serial interface mode).
- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.

#### B. UART Mode


- (1) Set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, 7-bit character length), 101b (UART mode, 8-bit character length), or 110b (UART mode, 9-bit character length).
- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.



## 30.9 Notes on A/D Converter

### 30.9.1 Notes on Designing Boards

- Three capacitors should be placed between the AVSS pin and pins such as AVCC, VREF, and analog inputs (AN\_0 to AN\_7, AN0\_0 to AN0\_7, AN2\_0 to AN2\_7, and AN15\_0 to AN15\_7) to avoid erroneous operations caused by noise or latchup, and to reduce conversion errors. Figure 30.1 shows an example of pin configuration for A/D converter.



**Figure 30.1 Pin Configuration for the A/D Converter**

- Do not use AN\_4 to AN\_7 for analog input if the key input interrupt is to be used. Otherwise, a key input interrupt request occurs when the A/D input voltage becomes VIL or lower.
- When AVCC = VREF = VCC, A/D input voltage for pins AN\_0 to AN\_7, AN0\_0 to AN0\_7, AN2\_0 to AN2\_7, AN15\_0 to AN15\_7, ANEX0, and ANEX1 should be VCC or lower.

### 30.9.2 Notes on Programming

- The following registers should be written while A/D conversion is stopped. That is, before a trigger occurs: AD0CON0 (except the ADST bit), AD0CON1, AD0CON2, AD0CON3, AD0CON4, and AD0CON5.
- When the VCUT bit in the AD0CON1 register is changed from 0 (VREF connected) to 1 (VREF disconnected), wait for at least 1  $\mu$ s before starting A/D conversion. When not performing A/D conversion, set the VCUT bit to 0 to reduce power consumption.
- Set the port direction bit for the pin to be used as an analog input pin to 0 (input). Set the ASEL bit of the corresponding port function select register to 1 (port is used as A/D input).
- When the TRG bit in the AD0CON0 register is 1 (external trigger or hardware trigger), set the corresponding port direction bit (PD9\_7 bit) for the  $\overline{\text{ADTRG}}$  pin to 0 (input).
- The  $\phi_{\text{AD}}$  frequency should be 16 MHz or lower when VCC is 4.2 to 5.5 V, and 10 MHz or lower when VCC is 3.0 to 4.2 V. It should be 1 MHz or higher when the sample and hold function is enabled. If not, it should be 250 kHz or higher.
- When A/D operating mode (bits MD1 and MD0 in the AD0CON0 register or the MD2 bit in the AD0CON1 register) has been changed, reselect analog input pins by setting bits CH2 to CH0 in the AD0CON0 register or bits SCAN1 and SCAN0 in the AD0CON1 register.
- If the AD0i register is read when the A/D converted result is stored to the register, the stored value may have an error ( $i = 0$  to 7). Read the AD0i register after A/D conversion is completed. In one-shot mode or single sweep mode, read the AD0i register after the IR bit in the AD0IC register becomes 1 (interrupt requested). In repeat mode, repeat sweep mode 0, or repeat sweep mode 1, an interrupt request can be generated each time A/D conversion is completed when the DUS bit in the AD0CON3 register is 1 (DMAC operating mode enabled). Similar to the other modes above, read the AD00 register after the IR bit in the AD0IC register becomes 1 (interrupt requested).
- When an A/D conversion is halted by setting the ADST bit in the AD0CON0 register to 0, the converted result is undefined. In addition, the unconverted AD0i register may also become undefined. Consequently, the AD0i register should not be used just after A/D conversion is halted.
- External triggers cannot be used in DMAC operating mode. When the DMAC is configured to transfer converted results, do not read the AD00 register by a program.
- While in single sweep mode, if A/D conversion is halted by setting the ADST bit in the AD0CON0 register to 0 (A/D conversion is stopped), an interrupt request may be generated even though the sweep is not completed. To halt A/D conversion, disable interrupts before setting the ADST bit to 0.

## 30.10 Note on Serial Bus Interface

### 30.10.1 Note on Synchronous Serial Communication Mode and 4-wire Serial Bus Mode

#### 30.10.1.1 Accessing SBI Associated Registers

To read the SBI associated registers (44F06h to 44F2Fh), insert at least three instructions after writing to the registers.

- An example of inserting at least three instructions

```
Program example    MOV.B  #00h, 44F0Bh ; Set the SS0ER register to 00h.
                   NOP
                   NOP
                   NOP
                   MOV.B  44F0Bh, R0L
```

## 30.11 Notes on Flash Memory Rewriting

### 30.11.1 Note on Power Supply

- Keep the supply voltage constant within the range specified in the electrical characteristics while a rewrite operation on the flash memory is in progress. If the supply voltage goes beyond the guaranteed value, the device cannot be guaranteed.

### 30.11.2 Note on Hardware Reset

- Do not perform a hardware reset while a rewrite operation on the flash memory is in progress.

### 30.11.3 Note on Flash Memory Protection

- If an ID code written in an assigned address has an error, any read/write operation on the flash memory in standard serial I/O mode is disabled.

### 30.11.4 Notes on Programming

- Do not set the FEW bit in the FMCR register to 1 (CPU rewrite mode) in low speed mode or low power mode.
- When the EWM bit in the E2FM register is 1 (program or erase enabled), do not set the FEW bit in the FMCR register to 1.
- The program, block erase, lock bit program, and protect bit program are interrupted by an NMI, a watchdog timer interrupt, an oscillator stop detection interrupt, or a low voltage detection interrupt. If any of the software commands above are interrupted, erase the corresponding block and then execute the same command again. If the block erase command is interrupted, the lock bit and protect bit values become undefined. Therefore, disable the lock bit, and then execute the block erase command again.

### 30.11.5 Notes on Interrupts

- EW0 mode
  - To use interrupts assigned to the relocatable vector table, the vector table should be addressed in RAM space.
  - When an NMI, watchdog timer interrupt, oscillator stop detection interrupt, or low voltage detection interrupt occurs, the flash memory module automatically enters read array mode. Therefore, these interrupts are enabled even during a rewrite operation. However, the rewrite operation in progress is aborted by the interrupts and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.
  - Instructions BRK, INTO, and UND, which refer to data on the flash memory, cannot be used in this mode.
- EW1 mode
  - Interrupts assigned to the relocatable vector table should not be accepted during program or block erase operation.
  - The watchdog timer should not be used in count source protect mode. The watchdog timer interrupt should not be generated.
  - When an NMI, watchdog timer interrupt, oscillator stop detection interrupt, or low voltage detection interrupt occurs, the flash memory module automatically enters read array mode. Therefore, these interrupts are enabled even during a rewrite operation. However, the rewrite operation in progress is aborted by the interrupts and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the EWM bit in the FMR0 register to 1 (EW1 mode) and the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.

### 30.11.6 Notes on Rewrite Control Program

- EW0 mode
  - If the supply voltage drops during the rewrite operation of blocks having the rewrite control program, the rewrite control program may not be successfully rewritten, and the rewrite operation itself may not be performed. In this case, perform the rewrite operation by serial programmer or parallel programmer.
- EW1 mode
  - Do not rewrite blocks having the rewrite control program.

### 30.11.7 Notes on Number of Program/Erase Cycles and Software Command Execution Time

- The time to execute software commands (program, block erase, lock bit program, and protect bit program) increases as the number of program/erase cycles increases. If the number of program/erase cycles exceeds the endurance value specified in the electrical characteristics, it may take an unpredictable amount of time to execute the software commands. The wait time for executing software commands should be set much longer than the execution time specified in the electrical characteristics.


### 30.11.8 Other Notes

- The minimum values of program/erase cycles specified in the electrical characteristics are the maximum values that can guarantee the initial performance of the flash memory. The program/erase operation may still be performed even if the number of program/erase cycles exceeds the guaranteed values.
- Chips repeatedly programmed and erased for debugging should not be used for commercial products.

**30.12 Note on E<sup>2</sup>dataFlash**

When the FEW bit in the FMCR register is 1 (CPU rewrite mode), do not set the EWM bit in the E2FM register to 1 (program or erase enabled).

# Appendix 1. Package Dimensions



## INDEX

### Numerics

4-wire Serial Bus Mode ..... 398

### A

A0 ..... 16  
 A1 ..... 16  
 A2 ..... 16  
 A3 ..... 16  
 AD00 to AD07 ..... 310  
 AD0CON0 ..... 305  
 AD0CON1 ..... 306  
 AD0CON2 ..... 307  
 AD0CON3 ..... 308  
 AD0CON4 ..... 309  
 AD0CON5 ..... 309  
 AD0IC ..... 151  
 Address Register ..... 16

### B

B Flag ..... 17  
 BCN0IC to BCN2IC ..... 151  
 BRK Instruction Interrupt ..... 142  
 BRK2 Instruction Interrupt ..... 142

### C

C Flag ..... 16  
 C0AFSR to C2AFSR ..... 479  
 C0BCR to C2BCR ..... 451  
 C0CLKR to C2CLKR ..... 450  
 C0CSSR to C2CSSR ..... 478  
 C0CTLR to C2CTLR ..... 446  
 C0ECSR to C2ECSR ..... 487  
 C0EIC to C2EIC ..... 151  
 C0EIER to C2EIER ..... 480  
 C0EIFR to C2EIFR ..... 482  
 C0FIDCR0, C0FIDCR1 ..... 454  
 C0FRIC to C2FRIC ..... 151  
 C0FTIC to C2FTIC ..... 151  
 C0MB0 to C0MB31 ..... 458  
 C0MCTL0 to C0MCTL31 ..... 462  
 C0MIER to C2MIER ..... 461  
 C0MKIVLR to C2MKIVLR ..... 456  
 C0MKR0 to C0MKR7 ..... 453  
 C0MSMR to C2MSMR ..... 475  
 C0MSSR to C2MSSR ..... 476  
 C0RECR to C2RECR ..... 485

C0RFCR to C2RFCR ..... 465  
 C0RFPCR to C2RFPCR ..... 468  
 C0RIC to C2RIC ..... 151  
 C0STR to C2STR ..... 472  
 C0TCR to C2TCR ..... 490  
 C0TECR to C2TECR ..... 486  
 C0TFCR to C2TFCR ..... 469  
 C0TFPCR to C2TFPCR ..... 471  
 C0TIC to C2TIC ..... 151  
 C0TSR to C2TSR ..... 489  
 C0WIC to C2WIC ..... 151  
 C1FIDCR0, C1FIDCR1 ..... 454  
 C1MB0 to C1MB31 ..... 458  
 C1MCTL0 to C1MCTL31 ..... 462  
 C1MKR0 to C1MKR7 ..... 453  
 C2FIDCR0, C2FIDCR1 ..... 454  
 C2MB0 to C2MB31 ..... 458  
 C2MCTL0 to C2MCTL31 ..... 462  
 C2MKR0 to C2MKR7 ..... 453  
 Carry Flag ..... 16  
 CCR ..... 106  
 CM0 ..... 107  
 CM1 ..... 108  
 CM2 ..... 108  
 CM3 ..... 109  
 CPSRF ..... 110  
 CRCD ..... 327  
 CRCIN ..... 328

### D

D Flag ..... 16  
 DA0, DA1 ..... 326  
 DACON ..... 326  
 Data Register ..... 16  
 DCR0 to DCR3 ..... 18, 180  
 DCT0 to DCT3 ..... 18, 179  
 DDA0 to DDA3 ..... 18, 181  
 DDR0 to DDR3 ..... 18, 181  
 Debug Flag ..... 16  
 DM0IC to DM3IC ..... 151  
 DM0SL to DM3SL ..... 175  
 DM0SL2 to DM3SL2 ..... 176  
 DMA Destination Address Register ..... 18  
 DMA Destination Address Reload Register ..... 18  
 DMA Mode Register ..... 18  
 DMA Source Address Register ..... 18  
 DMA Source Address Reload Register ..... 18  
 DMA Terminal Count Register ..... 18  
 DMA Terminal Count Reload Register ..... 18  
 DMD0 to DMD3 ..... 18, 179  
 DP Bit ..... 17  
 DSA0 to DSA3 ..... 18, 180



DSR0 to DSR3 .....	18, 181
DTT .....	249
DVCR .....	101

**E**

E2FA .....	576
E2FC .....	575
E2FD .....	577
E2FI .....	577
E2FIC .....	151
E2FM .....	575
E2FS0 .....	576
E2FS1 .....	576

**F**

Fast Interrupt .....	144
FB .....	16
FBPM0 .....	553
FBPM1 .....	553
FBPM2 .....	554
FEBC .....	550
Fixed-point Designation Bit .....	17
Flag Register .....	16
FLG .....	16
Floating-point Overflow Flag .....	17
Floating-point Rounding Mode .....	17
Floating-point Underflow Flag .....	17
FMCR .....	549
FMR0 .....	551
FMR1 .....	552
FMSR0 .....	552
FO Flag .....	17
FPR0 .....	551
Frame Base Register .....	16
FU Flag .....	17

**G**

G0BCR0 to G3BCR0 .....	340
G0BCR1 to G3BCR1 .....	341
G0BT to G3BT .....	339
G0FE to G3FE .....	348
G0FS to G3FS .....	347
G0PO0 to G0PO7 .....	345
G0POCR0 to G0POCR7 .....	344
G0PSCR to G3PSCR .....	346
G0SDR to G3SDR .....	345
G0TM0 to G0TM7 .....	343
G0TMCR0 to G0TMCR7 .....	342
G0TPR6, G0TPR7 .....	343
G1PO0 to G1PO7 .....	345

G1POCR0 to G1POCR7 .....	344
G1TM0 to G1TM7 .....	343
G1TMCR0 to G1TMCR7 .....	342
G1TPR6, G1TPR7 .....	343
G2PO0 to G2PO7 .....	345
G2POCR0 to G2POCR7 .....	344
G2TM0 to G2TM7 .....	343
G2TMCR0 to G2TMCR7 .....	342
G2TPR6, G2TPR7 .....	343
G3PO0 to G3PO7 .....	345
G3POCR0 to G3POCR7 .....	344
G3TM0 to G3TM7 .....	343
G3TMCR0 to G3TMCR7 .....	342
G3TPR6, G3TPR7 .....	343

**H**

Hardware Interrupt .....	143
--------------------------	-----

**I**

I Flag .....	17
IC07DDR to IC37DDR .....	369
ICTB2 .....	240
IDB0, IDB1 .....	239
IFS0 .....	531
IFS1 .....	532
IFS2 .....	533
IFS5 .....	534
IFS6 .....	535
IFS7 .....	535
IFSR0 .....	160
IFSR1 .....	161
IIO0IC to IIO11IC .....	151
IIO0IE to IIO11IE .....	167
IIO0IR to IIO11IR .....	166
INT Instruction Interrupt .....	142
INT0IC to INT8IC .....	152
INTB .....	16
Interrupt Control Register .....	151
Interrupt Enable Flag .....	17
Interrupt request level .....	152
Interrupt Response Time .....	156
Interrupt Sequence .....	155
Interrupt Stack Pointer .....	16
Interrupt Types .....	141
Interrupt Vector Table Base Register .....	16
INTF0 .....	161
INTF1 .....	162
INTF2 .....	162
INTSR .....	163
INVC0 .....	236
INVC1 .....	237

IOBC ..... 238  
 IPL ..... 17, 150  
 ISP ..... 16

**K**

KUPIC ..... 151

**L**

L0\_0IC to L0\_3IC, L1\_0IC to L1\_3IC ..... 151  
 L0BRG, L1BRG ..... 410  
 L0BRK, L1BRK ..... 415  
 L0BRP0, L1BRP0 ..... 411  
 L0BRP1, L1BRP1 ..... 411  
 L0CW, L1CW ..... 410  
 L0DB1 to L0DB8, L1DB1 to L1DB8 ..... 421  
 L0EST, L1EST ..... 420  
 L0IDB, L1IDB ..... 418  
 L0LDIC, L1LDIC ..... 151  
 L0MD0, L1MD0 ..... 412  
 L0MD1, L1MD1 ..... 413  
 L0RFC, L1RFC ..... 417  
 L0SC, L1SC ..... 418  
 L0SPC, L1SPC ..... 416  
 L0ST, L1ST ..... 419  
 L0TC, L1TC ..... 419  
 L0WUP, L1WUP ..... 414  
 Low Voltage Detection Interrupt ..... 102, 143  
 Low Voltage Detector ..... 99  
 LVDC ..... 100

**M**

Maskable Interrupt ..... 141  
 MOD ..... 192

**N**

NMI (Non Maskable Interrupt) ..... 143  
 Non-maskable Interrupt ..... 141

**O**

O Flag ..... 17  
 OFS ..... 172  
 ONSF ..... 206  
 Oscillator Stop Detection Interrupt ..... 143  
 Overflow Flag ..... 17  
 Overflow Interrupt ..... 142

**P**

P0 to P15 ..... 199  
 P0\_0S to P0\_7S ..... 514  
 P10\_0S to P10\_7S ..... 524  
 P1\_0S to P1\_7S ..... 515  
 P11\_0S to P11\_7S ..... 525  
 P12\_0S to P12\_7S ..... 526  
 P13\_0S to P13\_7S ..... 527  
 P14\_3S to P14\_6S ..... 528  
 P15\_0S to P15\_7S ..... 529  
 P2\_0S to P2\_7S ..... 516  
 P3\_0S to P3\_7S ..... 517  
 P4\_0S to P4\_7S ..... 518  
 P5\_0S to P5\_7S ..... 519  
 P6\_0S to P6\_7S ..... 520  
 P7\_0S to P7\_7S ..... 521  
 P8\_0S to P8\_4S, P8\_6S, P8\_7S ..... 522  
 P9\_0S to P9\_7S ..... 523  
 PBC ..... 136  
 PC ..... 16  
 PCR ..... 539  
 PD0 to PD15 ..... 512  
 Peripheral Interrupt ..... 143  
 PLC0 ..... 115  
 PLC1 ..... 116  
 PLS ..... 116  
 PM0 ..... 95  
 PM2 ..... 111  
 PM3 ..... 112  
 PRCR ..... 137  
 PRCR2 ..... 138  
 PRCR3 ..... 138  
 PRCR4 ..... 139  
 Processor Interrupt Priority Level ..... 17, 150  
 Program Counter ..... 16  
 PRR ..... 140  
 PUR0 ..... 536  
 PUR1 ..... 536  
 PUR2 ..... 537  
 PUR3 ..... 537  
 PUR4 ..... 538

**R**

R2R0 ..... 16  
 R3R1 ..... 16  
 R6R4 ..... 16  
 R7R5 ..... 16  
 Register Bank Select Flag ..... 17  
 Register Saving ..... 157  
 RIPL1, RIPL2 ..... 154, 189  
 RND ..... 17

**S**

S Flag .....	16
S0RIC to S4RIC .....	151
S0TIC to S4TIC .....	151
Save Flag Register .....	18
Save PC Register .....	18
SB .....	16
Serial Bus Interface .....	371
Sign Flag .....	16
Single-step Interrupt .....	143
Software Interrupt .....	142
SP .....	16
Special Interrupt .....	143
SS0CRH to SS2CRH .....	376
SS0CRL to SS2CRL .....	377
SS0ER to SS2ER .....	380
SS0IC to SS2IC .....	151
SS0MR to SS2MR .....	378, 379
SS0MR2 to SS2MR2 .....	382
SS0RDR to SS2RDR .....	383
SS0SR to SS2SR .....	381
SS0TDR to SS2TDR .....	383
Stack Pointer .....	16
Stack Pointer Select Flag .....	17
Static Base Register .....	16
SVF .....	18
SVP .....	18
Synchronous Serial Communication Mode .....	391

**T**

TA0 to TA4 .....	203
TA0IC to TA4IC .....	151
TA0MR to TA4MR ..	204, 210, 213, 216, 218
TA1, TA2, TA4, TA11, TA21, TA41 .....	244
TA1M, TA11M, TA2M, TA21M, TA4M, TA41M .....	245
TA1MR, TA2MR, TA4MR .....	246
TABSR .....	204, 222, 247
TB0 to TB5 .....	221
TB0IC to TB5IC .....	151
TB0MR to TB5MR .....	221, 224, 226, 229
TB2 .....	242
TB2MR .....	242
TB2SC .....	243
TBECKS .....	227
TBSR .....	222
TCSPR .....	109, 208
TRGSR .....	207, 247

**U**

U Flag .....	17
U0BRG to U4BRG .....	264
U0C0 to U2C0 .....	258
U0C1 to U2C1 .....	260
U0MR to U2MR .....	256
U0RB to U2RB .....	265
U0SMR to U2SMR .....	261
U0SMR2 to U2SMR2 .....	262
U0SMR3 to U2SMR3 .....	263
U0SMR4 to U2SMR4 .....	264
U0TB to U4TB .....	265
U34CON .....	261
U3C0, U4C0 .....	259
U3C1, U4C1 .....	260
U3MR, U4MR .....	257
U3RB, U4RB .....	266
UDF .....	205
Undefined Instruction Interrupt .....	142
User Stack Pointer .....	16
USP .....	16

**V**

VCT .....	18
Vector Register .....	18
VRCR .....	97

**W**

Watchdog Timer Interrupt .....	143
WDC .....	170
WDK .....	171
WDTS .....	171

**X**

X0R to X15R .....	330
XYC .....	330

**Y**

Y0R to Y15R .....	331
-------------------	-----

**Z**

Z Flag .....	16
Zero Flag .....	16

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
1.01	Sep 30, 2009	—	Initial release
1.03	Feb 16, 2010	—	Second edition released
		—	This manual in general • Added a question mark to the sentence in diamond-shaped boxes of flowcharts (under Chapters 23, 27, and 28)
		—	<b>About This Manual</b> • Changed “Shortsheet” row in <b>1. Purpose and Target User</b> to “Datasheet”-associated descriptions
		— 108 127 130	<b>Chapter 7. Clock Generator</b> • Made minor text modifications to this chapter • Modified description for Note 3 of CM1 register in <b>Figure 7.4</b> • Updated procedures for entering wait mode in <b>7.7.2.2</b> • Updated procedures for entering stop mode in <b>7.7.3.1</b>
		—	<b>Chapter 10. Interrupts</b> • Made minor text modifications to this chapter
		170	<b>Chapter 11. Watchdog Timer</b> • Changed bit name “Watchdog Timer Prescaler Select Bit” in <b>Figure 11.5</b> to “Watchdog Timer On-chip Oscillator Prescaler Select Bit”
		— 176	<b>Chapter 12. DMAC</b> • Made minor text modifications to this chapter • Modified description “IFSR0 register” in line 2 of Note 1 for <b>Table 12.3</b> to “IFSR1 register”
		191	<b>Chapter 13. DMACII</b> • Modified the following typos in lines 9 and 10 of <b>13.3.1</b> : “001FFFFFFh” to “01FFFFFFh”, “00200000h” to “02000000h”, and “00000000h” to “FE000000h”
		—	<b>Chapter 15. Timers</b> • Made minor text modifications to this chapter
		— 255 265 270, 279 287	<b>Chapter 17. Serial Interface</b> • Made minor text modifications to this chapter • Modified expression “7 (, 8, and 9) -bit transfer data” for “Function” of UiMR register in <b>Figure 17.4</b> to “7 (, 8, and 9) -bit character length” • Modified description “(i = 0 to 2)” for “Transmit/receive clock” in <b>Table 17.2</b> to “(i = 0 to 4)” • Deleted description “(i = 0 to 4)” from subsection B in <b>17.1.1</b> and <b>17.2.2</b> , respectively • Modified descriptions “UART transmit/UART receive interrupt” in (3) of <b>Figure 17.30</b> to “transmit/receive interrupt”
		— 305 307 308-314	<b>Chapter 18. A/D Converter</b> • Made minor text modifications to this chapter • Modified description for Note 5 of AD0CON3 register in <b>Figure 18.5</b> • Modified description for Notes 1 and 4 of AD0i register in <b>Figure 18.8</b> • Modified descriptively <b>Tables 18.2 to 18.8</b>

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
		321	<ul style="list-style-type: none"> <li>• Added description to the ninth bullet point of <b>18.3.2</b></li> </ul>
		371	<p><b>Chapter 23. Serial Bus Interface</b></p> <ul style="list-style-type: none"> <li>• Changed the following expressions in <b>Table 23.2</b>: “Transmit starting conditions” to “Transmit start conditions” and “Receive starting conditions” to “Receive start conditions”</li> </ul>
		— 407 411 418 433	<p><b>Chapter 24. LIN Module</b></p> <ul style="list-style-type: none"> <li>• Made minor text modifications to this chapter</li> <li>• Modified bit name “Channel i Input Signal Low Detection Flag” in <b>Figure 24.3</b> to “Channel i Input Signal Low Detection Interrupt Flag”</li> <li>• Added description “or LIN operation mode” to Note 1 for LiWUP register in <b>Figure 24.9</b></li> <li>• Corrected a typo: “L0DB0” in the title of <b>Figure 24.18</b> to “L0DB1”</li> <li>• Changed descriptions for some steps and Note 2 in <b>Figure 24.30</b></li> </ul>
		— 448 454 459 468 476	<p><b>Chapter 25. CAN Module</b></p> <ul style="list-style-type: none"> <li>• Made minor text modifications to this chapter</li> <li>• Corrected a typo “(b23-22)” for CiBCR register in <b>Figure 25.4</b> to “(b23-b22)”</li> <li>• Changed “*” as multiplication sign in <b>Table 25.4</b> to “x”</li> <li>• Modified register name “CANi Message Control Register” in the title of <b>25.1.9</b> to “CANi Message Control Register j”</li> <li>• Corrected a typo “TFE bit in the CiTFPCR register” in line 3 of <b>25.1.13</b> to “TFE bit in the CiTFCR register”</li> <li>• Modified description “CAFSR register” in lines 2 to 3 of <b>25.1.18</b> to “CiAFSR register”</li> </ul>
		— 512, 515, 516, 522- 524, 526 512, 515- 518, 523 531 534	<p><b>Chapter 26. I/O Pins</b></p> <ul style="list-style-type: none"> <li>• Made minor text modifications to this chapter</li> <li>• Modified description “IIOi_j output” for bits PSEL2 to PSEL0 in <b>Figures 26.4, 26.7, 26.8, 26.14 to 26.16, and 26.18</b> to “IIOi output”</li> <li>• Modified description “Serial bus k output” for bits PSEL2 to PSEL0 in <b>Figures 26.4, 26.7 to 26.10, and 26.15</b> to “SBik output”</li> <li>• Changed bit name “Serial Bus i Input Pin Switch Bit” in <b>Figure 26.22</b> to “SBli Input Pin Switch Bit” and respective Notes</li> <li>• Modified bit name “P7_2 and P7_3 Pull-Up Control Bit” in <b>Figure 26.27</b> to “P7_0 to P7_3 Pull-Up Control Bit”</li> </ul>
		— 569	<p><b>Chapter 27. Flash Memory</b></p> <ul style="list-style-type: none"> <li>• Made minor text modifications to this chapter</li> <li>• Modified description “erase operation” in the first bullet point of EW1 mode in <b>27.6.5</b> to “block erase operation”</li> </ul>
		589 595	<p><b>Chapter 29. Electrical Characteristics</b></p> <ul style="list-style-type: none"> <li>• Added two measurement conditions to <b>Table 29.13</b></li> <li>• Changed expression “Sample time” for “Characteristic” of “t<sub>SAMP</sub>” in <b>Table 29.19</b> to “Sampling time”</li> </ul>
		— 629	<p><b>Chapter 30. Usage Notes</b></p> <ul style="list-style-type: none"> <li>• Made minor text modifications to this chapter</li> <li>• Added description to the ninth bullet point of <b>30.9.2</b></li> </ul>

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
		631	<ul style="list-style-type: none"> <li>• Modified description “erase operation” in the first bullet point of EW1 mode in <b>30.11.5</b> to “block erase operation”</li> </ul>
1.10	Oct 26, 2010	—	Third edition released
		—	This manual in general <ul style="list-style-type: none"> <li>• Applied new Renesas templates and formats to the manual</li> <li>• Changed company name to “Renesas Electronics Corporation” and changed related descriptions due to business merger of Renesas Technology Corporation and NEC Electronics Corporation (under Chapters 1 and 29)</li> <li>• Modified expressions “version J”, “version L”, and “version K” to “J version”, “L version”, and “K version”, respectively (under Chapters 1 and 29)</li> </ul>
		—	<b>Chapter 1. Overview</b>
		2	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> </ul>
		4	<ul style="list-style-type: none"> <li>• Modified “re-oscillation detection” in <b>Table 1.1</b> to “restart detection”</li> </ul>
		7	<ul style="list-style-type: none"> <li>• Completed all “under development” phases in <b>Table 1.3</b></li> </ul>
		12	<ul style="list-style-type: none"> <li>• Revised <b>Figure 1.3</b></li> </ul>
		12	<ul style="list-style-type: none"> <li>• Modified expression “fC” in <b>Table 1.8</b> to “low speed clocks”</li> </ul>
		—	<b>Chapter 2. CPU</b>
		—	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> </ul>
		25, 28, 31	<b>Chapter 4. SFRs</b>
32	<ul style="list-style-type: none"> <li>• Changed register name “Group i Timer Measurement Prescaler Register” in <b>Tables 4.6, 4.9, and 4.12</b> to “Group i Time Measurement Prescaler Register”</li> </ul>		
32	<ul style="list-style-type: none"> <li>• Modified expression “XY Control Register” in <b>Table 4.13</b> to “X-Y Control Register”</li> </ul>		
34	<ul style="list-style-type: none"> <li>• Changed register name “UART2 Transmission/Receive Mode Register” in <b>Table 4.15</b> to “UART2 Transmit/Receive Mode Register”; Changed hexadecimal format of reset values for registers TABSR, ONSF, and TRGSR to binary</li> </ul>		
45	<ul style="list-style-type: none"> <li>• Changed register name “External Interrupt Source Select Register i” in <b>Table 4.26</b> to “External Interrupt Request Source Select Register i”</li> </ul>		
64, 78, 92	<ul style="list-style-type: none"> <li>• Modified register names “CANi Reception Error Count Register” and “CANi Transmission Error Count Register” in <b>Tables 4.45, 4.59, and 4.73</b> to “CANi Receive Error Count Register” and “CANi Transmit Error Count Register”, respectively</li> </ul>		
—	<b>Chapter 5. Resets</b>		
93	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Changed expression “operating level” in (2) of B in <b>5.1</b> to “operating voltage”</li> </ul>		
—	<b>Chapter 6. Power Management</b>		
97	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Modified descriptions “main clock oscillator active” and “PLL clock oscillator active” in Note 2 of <b>Figure 6.2</b> to “main clock oscillator enabled” and “PLL oscillator enabled”</li> </ul>		

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
		100	<ul style="list-style-type: none"> <li>• Modified bit name of VDEN bit in <b>Figure 6.4</b> to “Low Voltage Detector Enable Bit”</li> </ul>
		100, 102	<ul style="list-style-type: none"> <li>• Modified function description of VDEN bit in <b>Figure 6.4</b> and in line 2 of <b>6.2.1</b> to “low voltage detector disabled” when it is 0 and “low voltage detector enabled” when it is 1</li> </ul>
		—	<p><b>Chapter 7. Clock Generator</b></p> <ul style="list-style-type: none"> <li>• Made minor text modifications to this chapter</li> <li>• Modified function descriptions of bits CM05 and CM10 to the following: “main clock oscillator enabled”, “main clock oscillator disabled”, “PLL oscillator enabled”, and “PLL oscillator disabled”</li> </ul>
		105	<ul style="list-style-type: none"> <li>• Modified expression “fC” in <b>Figure 7.1</b> to “Low speed clock”; Modified “low speed clock” associated items</li> </ul>
		106	<ul style="list-style-type: none"> <li>• Deleted the last sentence from Note 2 in <b>Figure 7.2</b>; Added description for bit settings to Note 6</li> </ul>
		107	<ul style="list-style-type: none"> <li>• Modified expression “fC” in <b>Figure 7.3</b> to “low speed clock”; Modified Note 2; Added Note 7</li> </ul>
		108	<ul style="list-style-type: none"> <li>• Modified bit name of CM10 bit in <b>Figure 7.4</b> descriptively; Added Note 4</li> </ul>
		109	<ul style="list-style-type: none"> <li>• Added description to Note 1 in <b>Figure 7.6</b></li> </ul>
		111	<ul style="list-style-type: none"> <li>• Added Note 6 to <b>Figure 7.9</b></li> </ul>
		112	<ul style="list-style-type: none"> <li>• Added description to Note 1 in <b>Figure 7.10</b></li> </ul>
		116	<ul style="list-style-type: none"> <li>• Changed SEO bit name and its function description in <b>Figure 7.15</b></li> <li>• Added Note 1 to <b>Figure 7.16</b></li> </ul>
		119	<ul style="list-style-type: none"> <li>• Added description of stopping main clock to lines 6 to 7 of <b>7.2.1</b></li> </ul>
		121, 129, 132	<ul style="list-style-type: none"> <li>• Modified expression “fC” in line 1 of <b>7.6</b> to “Low speed clocks” and “fC” in <b>Tables 7.3, 7.4, and 7.6</b> to “low speed clock”, respectively</li> </ul>
		122	<ul style="list-style-type: none"> <li>• Revised the entire paragraph of <b>7.7</b></li> </ul>
		123	<ul style="list-style-type: none"> <li>• Revised <b>7.7.1</b> entirely</li> </ul>
		125-127	<ul style="list-style-type: none"> <li>• Moved Figures 7.18 to 7.20 into <b>7.7.1</b></li> </ul>
		125	<ul style="list-style-type: none"> <li>• Corrected a typo “f(XPLL)” in the third row of <b>Figure 7.18</b> to “f(PLL)”; Deleted Note 4</li> </ul>
		126	<ul style="list-style-type: none"> <li>• Corrected a typo “CM0 = 1” in the fifth row of <b>Figure 7.19</b> to “CM05 = 1”; Deleted Note 3</li> </ul>
		127	<ul style="list-style-type: none"> <li>• Corrected “CM31 = 1” in the first row and “CM10 = 0” for “Low speed mode” in the second row of <b>Figure 7.20</b> to “CM31 = 0” and “CM10 = 1”, respectively; Deleted Note 3</li> </ul>
		129	<ul style="list-style-type: none"> <li>• Revised <b>7.7.2.4</b></li> </ul>
		130	<ul style="list-style-type: none"> <li>• Added Note 1 to <b>Table 7.5</b></li> </ul>
		131	<ul style="list-style-type: none"> <li>• Modified description in line 1 of <b>7.7.3</b></li> </ul>
		132	<ul style="list-style-type: none"> <li>• Added interrupt numbers 0 to 63 to line 2 of <b>7.7.3.3</b> as factors of exiting stop mode</li> <li>• Added usage condition to “External interrupt” in <b>Table 7.7</b></li> </ul>
		—	<p><b>Chapter 9. Protection</b></p> <ul style="list-style-type: none"> <li>• Changed title of each sub chapter of this chapter</li> </ul>

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
			<b>Chapter 10. Interrupts</b>
		159	<ul style="list-style-type: none"> <li>• Deleted “Bits RLVL2 to RLVL0 in the RIPL2 register” and associated signal lines from <b>Figure 10.8</b>; Changed expression “DMAC II” to “DMA II transfer complete”</li> </ul>
		162	<ul style="list-style-type: none"> <li>• Changed function description of b0 in registers IIO0IR to IIO11IR in <b>Figure 10.17</b>; Modified description of Note 3 descriptively</li> </ul>
		168	<ul style="list-style-type: none"> <li>• Revised the third bullet point of description in <b>10.14.3</b></li> </ul>
			<b>Chapter 11. Watchdog Timer</b>
		170	<ul style="list-style-type: none"> <li>• Added Notes 1 and 2 to <b>Figure 11.2</b></li> </ul>
		171	<ul style="list-style-type: none"> <li>• Added Note 2 to <b>Figure 11.3</b></li> </ul>
		172	<ul style="list-style-type: none"> <li>• Added Note 3 to <b>Figure 11.5</b></li> </ul>
			<b>Chapter 12. DMAC</b>
		174	<ul style="list-style-type: none"> <li>• Modified expression “DMA transfer startup” in <b>Table 12.1</b> to “DMA transfer start-up”</li> </ul>
		187	<ul style="list-style-type: none"> <li>• Modified description “peripheral clocks” in the fourth bullet point of <b>12.4.1</b> to “peripheral bus clocks”</li> </ul>
			<b>Chapter 15. Timers</b>
		201	<ul style="list-style-type: none"> <li>• Separated signal for overflow or underflow from interrupt signal in <b>Figure 15.2</b></li> </ul>
		215	<ul style="list-style-type: none"> <li>• Corrected a typo “TA4NR” in line 3 of <b>15.1.3</b> to “TA4MR”</li> </ul>
			<b>Chapter 16. Three-phase Motor Control Timers</b>
		237	<ul style="list-style-type: none"> <li>• Changed expressions “Timer A reload control signal is 0” and “Timer A reload control signal is 1” for INV13 bit in <b>Figure 16.3</b> to “Timer A1 reload control signal is 0” and “Timer A1 reload control signal is 1”, respectively</li> </ul>
		242	<ul style="list-style-type: none"> <li>• Changed bit functions of bits MR2 and MR3 for register TB2MR in <b>Figure 16.8</b></li> </ul>
		243	<ul style="list-style-type: none"> <li>• Changed function description of PWCON bit for TB2SC register in <b>Figure 16.9</b></li> </ul>
		250	<ul style="list-style-type: none"> <li>• Changed description of Case 1 for “INV00 = 1, and ICTB2 = 1h” in <b>Figure 16.18</b></li> </ul>
		252	<ul style="list-style-type: none"> <li>• Added description of SDE bit to <b>16.6.1</b>; Modified text representation</li> <li>• Modified “overflow” in <b>16.6.2</b> to “underflow”</li> </ul>
			<b>Chapter 17. Serial Interface</b>
		—	<ul style="list-style-type: none"> <li>• Made minor text modifications to this chapter</li> </ul>
		258	<ul style="list-style-type: none"> <li>• Deleted Note 1 from <b>Figure 17.5</b></li> </ul>
		262, 264	<ul style="list-style-type: none"> <li>• Deleted “of the SCLi” from descriptions for bits SWC and SWC9 in in <b>Figures 17.11 and 17.13</b></li> </ul>
		264, 290	<ul style="list-style-type: none"> <li>• Corrected a typo “STARREQ” in Note 3 of <b>Figure 17.13</b> and line 1 of <b>17.3.2</b> to “STAREQ”</li> </ul>
		265	<ul style="list-style-type: none"> <li>• Modified Note 1 in <b>Figure 17.15</b></li> </ul>
		282, 283	<ul style="list-style-type: none"> <li>• Changed expression “Transmit/receive clock” in <b>Figures 17.27 and 17.28</b> to “CLKi”</li> </ul>
		292, 294, 298, 299	<ul style="list-style-type: none"> <li>• Modified descriptions of bit functions in the following: lines 6, 9, 10, and 14 of <b>17.3.4</b>, lines 1 and 10 of <b>17.3.8</b>, line 2 of <b>17.4.2.1</b>, and line 2 of <b>17.4.2.2</b></li> </ul>



Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
		300 301	<ul style="list-style-type: none"> <li>• Moved description in the fourth dash in <b>17.5.2.1</b> to the second dash</li> <li>• Added new paragraph for “Reset Procedure on Communication Error” as <b>17.5.4</b></li> </ul>
		307 310 324	<p><b>Chapter 18. A/D Converter</b></p> <ul style="list-style-type: none"> <li>• Modified expression “sample &amp; hold function” in <b>Figure 18.4</b> to “sample and hold function”</li> <li>• Changed Note 3 in <b>Figure 18.8</b></li> <li>• Corrected register name “AD0” in the ninth bullet point of <b>18.3.2</b> to “AD00”</li> </ul>
		327	<p><b>Chapter 20. CRC Calculator</b></p> <ul style="list-style-type: none"> <li>• Corrected a typo “CRC_CCITT” in line 2 of <b>20. CRC Calculator</b> to “CRC-CCITT”</li> </ul>
		330, 331	<p><b>Chapter 21. X-Y Conversion</b></p> <ul style="list-style-type: none"> <li>• Changed figure titles “XiR Register” and “YjR Register” for <b>Figures 21.2 and 21.3</b> to “Registers X0R to X15R” and “Registers Y0R to Y15R”, respectively; Changed preposition “to” in between addresses to “-”</li> </ul>
		— 335-338 341 349 350 351, 352	<p><b>Chapter 22. Intelligent I/O</b></p> <ul style="list-style-type: none"> <li>• Made minor text modifications to this chapter</li> <li>• Changed expression “the <math>\overline{\text{INT0}}</math> pin” in <b>Figures 22.1 and 22.3</b> and “the <math>\overline{\text{INT1}}</math> pin” in <b>Figures 22.2 and 22.4</b> to “the <math>\overline{\text{INT0}}</math> pin or the <math>\overline{\text{INT1}}</math> pin”</li> <li>• Changed expression “<math>\overline{\text{INTi}}</math> pin” in <b>Figure 22.7</b> to “<math>\overline{\text{INT0}}/\overline{\text{INT1}}</math> pin”; Modified Note 3 descriptively</li> <li>• Modified description of “Reset conditions” in <b>Table 22.2</b></li> <li>• Modified expression “<math>\overline{\text{INTk}}</math> pin” in <b>Figure 22.17</b> to “the <math>\overline{\text{INT0}}/\overline{\text{INT1}}</math> pin”; Moved “i = 0 to 3” to figure title</li> <li>• Moved “(i = 0 to 3)” in <b>Figures 22.18 and 22.19</b> to respective figure titles</li> </ul>
		— 371 372, 374 374 378 381 382	<p><b>Chapter 23. Serial Bus Interface</b></p> <ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Corrected a typo “SBUMS bit” in <b>23. Serial Bus Interface</b> to “SSUMS bit”</li> <li>• Corrected typos “SSiCK pin” and “SSiRDR register” in <b>Tables 23.1 and 23.2</b> to “SSCKi pin” and “SSiTDR register”, respectively</li> <li>• Modified “SSli (I): Data input pin” and “SSOi (O): Data output pin” in <b>Table 23.2</b> to “SSli (I/O): Data I/O pin” and “SSOi (I/O): Data I/O pin”, respectively</li> <li>• Added description “Bits left during transmission/reception” to “Function” of bits BC2 to BC0 in <b>Figure 23.5</b></li> <li>• Modified function descriptions of bits CE and ORER in <b>Figure 23.8</b> to “Conflict error occurred” and “Overrun error occurred”, respectively</li> <li>• Modified descriptions “input/output pin” and “Input/output pin” in <b>Figure 23.9</b> to “I/O pin”, respectively</li> </ul>
		—	<p><b>Chapter 24. LIN Module</b></p> <ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> </ul>

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
		406	<ul style="list-style-type: none"> <li>• Modified descriptions “Break dominant” and “Break delimiter” in <b>Table 24.1</b> to “Transmit break length” and “Transmit break delimiter length”, respectively</li> </ul>
		410	<ul style="list-style-type: none"> <li>• Modified function descriptions of bits L3LD to L0LD in <b>Figure 24.3</b> to “The bit is read as the value of the LD bit in the LiST register of channel i”; Added Note 1</li> </ul>
		412	<ul style="list-style-type: none"> <li>• Changed Note 4 in <b>Figure 24.7</b>; Corrected a typo in figure title to “Registers L0MD0 and L1MD0”</li> </ul>
		415	<ul style="list-style-type: none"> <li>• Modified bit names for bits BLT3 to BLT0 and bits BDT1 and BDT0 in <b>Figure 24.10</b> to “Transmit Break (Low) Length Setting Bit” and “Transmit Break Delimiter (High) Length Setting Bit”, respectively</li> </ul>
		418	<ul style="list-style-type: none"> <li>• Corrected a typo in figure title of <b>Figure 24.13</b> to “Registers L0IDB and L1IDB”</li> </ul>
		419	<ul style="list-style-type: none"> <li>• Added description to Note 1 in <b>Figure 24.16</b>; Added Note 3</li> </ul>
		420	<ul style="list-style-type: none"> <li>• Added description to Note 1 in <b>Figure 24.17</b></li> </ul>
		422	<ul style="list-style-type: none"> <li>• Moved “(i = 0, 1)” in <b>Figure 24.19</b> to its title</li> </ul>
		424	<ul style="list-style-type: none"> <li>• Modified bits “BFTL3 to BFTL0” and “BFTD1 and BFTD0” in (1) of <b>Table 24.3</b> to “BLT3 to BLT0” and “BDT1 and BDT0”, respectively</li> </ul>
		425, 426	<ul style="list-style-type: none"> <li>• Changed (4) for “LIN Module Processing” in <b>Tables 24.4 and 24.5</b></li> </ul>
		428	<ul style="list-style-type: none"> <li>• Moved “i = 0, 1” in <b>Figure 24.23</b> to its figure title</li> </ul>
		429	<ul style="list-style-type: none"> <li>• Corrected a typo “BPR0” in Note 1 of <b>Table 24.6</b> to “BRP0”</li> </ul>
		436	<ul style="list-style-type: none"> <li>• Changed order of procedure in <b>Figure 24.30</b></li> </ul>
		437	<ul style="list-style-type: none"> <li>• Added detecting condition to “Input signal low detection” in <b>Table 24.8</b></li> </ul>
		438	<ul style="list-style-type: none"> <li>• Deleted j value from the title of <b>Table 24.9</b></li> </ul>
		440	<ul style="list-style-type: none"> <li>• Added description to lines 9 to 10 in <b>24.11</b></li> </ul>
		441	<ul style="list-style-type: none"> <li>• Modified <b>Figure 24.32</b></li> <li>• Modified <b>Figure 24.33</b></li> </ul>
		—	<p><b>Chapter 25. CAN Module</b></p> <ul style="list-style-type: none"> <li>• Made minor text modifications to this chapter</li> </ul>
		442	<ul style="list-style-type: none"> <li>• Changed expression “8/3 encoder” to “8-to-3 priority encoder”</li> <li>• Modified “Table 25.1” in line 5 of <b>25. CAN Module</b> to “Table 25.1 and Table 25.2”</li> </ul>
		454	<ul style="list-style-type: none"> <li>• Modified Note 2 in <b>Figure 25.6</b> descriptively</li> </ul>
		458	<ul style="list-style-type: none"> <li>• Changed description “Setting Value” in <b>Figure 25.8</b> to “Setting Range”; Modified Note 4 descriptively</li> </ul>
		465	<ul style="list-style-type: none"> <li>• Modified Note 2 in <b>Figure 25.11</b> descriptively</li> </ul>
		478	<ul style="list-style-type: none"> <li>• Modified description in line 3 of <b>25.1.17</b></li> </ul>
		479	<ul style="list-style-type: none"> <li>• Changed expression “3/8 decoder” in <b>Figure 25.23</b> to “3-to-8 decoder”; Moved “j = 0 to 31” to its figure title</li> </ul>
		487	<ul style="list-style-type: none"> <li>• Moved “(4)” from “Bit Name” to “Function” in <b>Figure 25.28</b>; Modified Note 4</li> </ul>
		497	<ul style="list-style-type: none"> <li>• Corrected a typo “CiSTR register” in the third bullet point of the third paragraph of <b>25.2.4</b> to “CiTCR register”</li> </ul>

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
			<b>Chapter 26. I/O Pins</b>
		525-527, 529 534 538	<ul style="list-style-type: none"> <li>• Changed expression “IIOj output” in <b>Figures 26.14 to 26.16 and 26.18</b> to “IIOj_i output”, respectively</li> <li>• Changed expression “serial bus i” in <b>Figure 26.22</b> to “SBIi”</li> <li>• Modified bit name “P14_1 to P14_3 Pull-Up Control Bit” in <b>Figure 26.29</b> to “P14_1 and P14_3 Pull-Up Control Bit”</li> </ul>
			<b>Chapter 27. Flash Memory</b>
		544	<ul style="list-style-type: none"> <li>• Deleted descriptions “erase” and “by using the serial programmer” from “ROM Code Protection” in <b>Table 27.3</b>; Added “erase” to “ID Code Protection”; Corrected a typo “diactivate” to “deactivate”</li> <li>• Deleted description “use the serial programmer to” from line 3 of <b>27.2.2</b></li> </ul>
		546	<ul style="list-style-type: none"> <li>• Assigned “OFS” to the reserved ID code area in address FFFFFFFEFh in <b>Figure 27.2</b>; Added Note 1</li> </ul>
		548	<ul style="list-style-type: none"> <li>• Changed the following expressions in <b>Table 27.5</b>: “the program or the block erase command” to “the program command or the block erase command” and “the read status register command” and “the ready status register command” to “the enter read status register mode command”</li> <li>• Modified figure number “Figure 27.11” in the last line below <b>Table 27.5</b> to “Figure 27.12”</li> </ul>
		555, 557	<ul style="list-style-type: none"> <li>• Changed expressions “<math>\overline{CS0}</math>” and “A23 to A0, <math>\overline{BC3}</math> to <math>\overline{BC0}</math>” in <b>Figures 27.13 and 27.14</b> to “Chip select” and “Address”, respectively</li> </ul>
		572	<ul style="list-style-type: none"> <li>• Changed description “(erase/write enabled mode)” in the second bullet point of <b>27.6.4</b> to “(program or erase enabled)”</li> </ul>
		573	<ul style="list-style-type: none"> <li>• Changed description “program or erase” in line 1 of <b>27.6.7</b> to “program/erase”</li> </ul>
			<b>Chapter 28. E<sup>2</sup>PROM Emulation Data Flash</b>
		— 575	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Added description to Note 3 of <b>Figure 28.2</b>; Deleted description from Note 5</li> </ul>
		577	<ul style="list-style-type: none"> <li>• Corrected figure title “F2FI Register” for <b>Figure 28.7</b> to “E2FI Register”</li> </ul>
		581	<ul style="list-style-type: none"> <li>• Modified description for EERR bit setting in <b>Figure 28.12</b> to “EERR bit in the E2FS0 register is 0?”</li> </ul>
			<b>Chapter 29. Electrical Characteristics</b>
		— 592 594	<ul style="list-style-type: none"> <li>• Changed expression “clock period” to “clock cycle time”</li> <li>• Changed typical and maximum values for “<math>f_{SO(PLL)}</math>” in <b>Table 29.13</b></li> <li>• Changed expressions “<math>\overline{CS0}</math>” and “A23 to A0, <math>\overline{BC3}</math> to <math>\overline{BC0}</math>” in <b>Figure 29.5</b> to “Chip select” and “Address”, respectively</li> </ul>
			<b>Chapter 30. Usage Notes</b>
		— 620	<ul style="list-style-type: none"> <li>• Made minor text modifications to this chapter</li> <li>• Corrected a typo “trances” in the first bullet point of <b>30.1.1</b> to “traces”</li> </ul>
		624	<ul style="list-style-type: none"> <li>• Revised the third bullet point of description in <b>30.4.3</b></li> </ul>

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
		625	• Modified description “peripheral clocks” in the fourth bullet point of <b>30.5.1</b> to “peripheral bus clocks”
		629	• Modified text representation in <b>30.7.1</b>
		630	• Modified “overflow” in <b>30.7.2</b> to “underflow”
		631	• Moved description in the fourth dash in <b>30.8.2.1</b> to the second dash
		633	• Added new paragraph for “Reset Procedure on Communication Error” as <b>30.8.4</b>
		633	• Corrected register name “AD0” in the ninth bullet point of <b>30.9.2</b> to “AD00”
		635	• Changed description “(erase/write enabled mode)” in the second bullet point of <b>30.11.4</b> to “(program or erase enabled)”
		636	• Changed description “program or erase” in line 1 of <b>30.11.7</b> to “program/erase”
			<b>Appendix 1. Package Dimensions</b>
		638	• Added a seating plane to the drawing of package dimension
1.20	Sep 10, 2013	—	Fourth edition released
		—	This manual in general
		—	• Changed document number “REJ09B0504-0110” to “R01UH0220EJ0120”
			<b>Chapter 1. Overview</b>
		—	• Modified wording and enhanced description in this chapter
		1	• Modified expression “I <sup>2</sup> C” in line 9 of <b>1.1</b> to “I <sup>2</sup> C-bus interface”
		2	• Modified expressions “calculation transfer” and “chained transfer” in <b>Table 1.1</b> to “calculation result transfer” and “chain transfer”, respectively
		8, 10	• Changed the order of timer pins for pin no. 36 in <b>Table 1.4</b> and pin nos. 79 and 81 in <b>Table 1.6</b>
		13	• Modified expression “I <sup>2</sup> C bus” in <b>Table 1.9</b> to “I <sup>2</sup> C-bus”
			<b>Chapter 2. CPU</b>
		—	• Modified wording and enhanced description in this chapter
		16	• Corrected a typo “R3R0” in line 3 of <b>2.1.1</b> to “R3R1”
			<b>Chapter 3. Memory</b>
		—	• Modified wording and enhanced description in this chapter
			<b>Chapter 4. SFRs</b>
		25, 26, 28, 31	• Changed hexadecimal format of reset values for registers GiBCR0 in <b>Tables 4.6, 4.7, 4.9 and 4.12</b> to binary
		34	• Changed register name “Increment/Decrement Counting Select Register” in <b>Table 4.15</b> to “Increment/Decrement Select Register”
		47	• Added the missing address “044E40h” to <b>Table 4.28</b>
		61, 62, 75, 76, 89, 90	• Changed register name “CANi Acceptance Mask Register k” in <b>Tables 4.42, 4.43, 4.56, 4.57, 4.70, and 4.71</b> to “CANi Mask Register k”
		64, 78, 92	• Corrected reset value “XXXX XX00b” for CiMSMR register in <b>Tables 4.45, 4.59, and 4.73</b> to “0000 0000b”
			<b>Chapter 5. Resets</b>
		—	• Modified wording and enhanced description in this chapter

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
		—	<b>Chapter 6. Power Management</b>
		102	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Modified description “the voltage rises above Vdet(R)” in line 7 of <b>6.2.1</b> to “the voltage rises to or above Vdet(R)”</li> </ul>
		—	<b>Chapter 7. Clock Generator</b>
		105	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Added the BCS bit to <b>Figure 7.1</b></li> </ul>
		107	<ul style="list-style-type: none"> <li>• Modified CM03 bit name “XCIN-XCOUT Drive Power Select Bit” in <b>Figure 7.3</b> to “XCIN-XCOUT Drive Strength Select Bit”</li> </ul>
		108	<ul style="list-style-type: none"> <li>• Modified bit name of the CM15 bit “XIN-XOUT Drive Power Select Bit” in <b>Figure 7.4</b> to “XIN-XOUT Drive Strength Select Bit”: Modified description of Note 2</li> <li>• Modified function descriptions of CM20 bit in <b>Figure 7.5</b> to “Disable oscillator stop detection” when it is 0 and “Enable oscillator stop detection” when it is 1; Corrected a typo “CM02 bit” in Note 3 to “CM20 bit”</li> </ul>
		118	<ul style="list-style-type: none"> <li>• Modified the last sentence of <b>7.1.4</b></li> </ul>
		119	<ul style="list-style-type: none"> <li>• Deleted the last sentence in parenthesis in <b>7.2</b></li> </ul>
		128	<ul style="list-style-type: none"> <li>• Modified descriptions in lines 1 to 3 of <b>7.7.2</b></li> </ul>
		—	<b>Chapter 8. Bus</b>
		—	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> </ul>
		—	<b>Chapter 9. Protection</b>
		137	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Added IOBC to Function of the PRC1 bit in <b>Figure 9.1</b>: Deleted description of bits PRC0 and PRC1 from Note 1</li> </ul>
		—	<b>Chapter 10. Interrupts</b>
		141	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Modified description of Note 1 in <b>Figure 10.1</b></li> </ul>
		142	<ul style="list-style-type: none"> <li>• Modified descriptions in the second paragraph in (5) of <b>10.2</b></li> </ul>
		144, 145, 152	<ul style="list-style-type: none"> <li>• Modified description of jump operation in <b>10.5</b>, <b>Table 10.1</b>, and below <b>Figure 10.4</b></li> </ul>
		155	<ul style="list-style-type: none"> <li>• Moved description of Note 1 to (2) of <b>10.6.4</b></li> </ul>
		156	<ul style="list-style-type: none"> <li>• Modified description of Note 1 of <b>Table 10.7</b></li> </ul>
		158	<ul style="list-style-type: none"> <li>• Modified descriptions in lines 4 to 5 and 7 to 8 of <b>10.8</b></li> </ul>
		165	<ul style="list-style-type: none"> <li>• Corrected register symbol “IIOiE” in the last line of <b>10.13</b> to “IIOiE”</li> </ul>
		—	<b>Chapter 11. Watchdog Timer</b>
		169	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Modified description in lines 4 to 6 of <b>11</b>; Corrected register symbol “WKD” in line 9 to “WDK”</li> </ul>
		—	<b>Chapter 12. DMAC</b>
		174	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Modified descriptions of timer- and UART-associated interrupt requests in “DMA request sources” in <b>Table 12.1</b>; Modified description “more than 00000001h” in “DMA transfer start-up” to “other than 00000000h”</li> </ul>
		182	<ul style="list-style-type: none"> <li>• Modified descriptions in <b>12.1</b></li> </ul>

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
		—	<b>Chapter 13. DMAC II</b>
		188	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Modified expressions “calculation transfer” and “chained transfer” to “calculation result transfer” and “chain transfer”, respectively</li> </ul>
		190, 191	<ul style="list-style-type: none"> <li>• Modified description of chain transfer in <b>Table 13.1</b>; Corrected source address “FFFFFFFh” in Note 1 to “FFFFFFFh”</li> <li>• Corrected bit name “IIRLT” in the fifth bullet point of <b>13.1</b> to “IRLT”</li> <li>• Changed expression “DMA II transfer complete interrupt vector address” in lines 3 to 4 and the seventh bullet point of <b>13.1.2</b> and <b>Figure 13.2</b> to “jump address for the DMA II transfer complete interrupt handler”</li> </ul>
		190, 193	<ul style="list-style-type: none"> <li>• Modified expression “interrupt vector” in <b>Figure 13.2</b> and line 1 of <b>13.1.4</b> to “interrupt vector space”</li> </ul>
		191	<ul style="list-style-type: none"> <li>• Changed expression “jump address” in the seventh bullet point of <b>13.1.2</b> to “start address”</li> </ul>
		192	<ul style="list-style-type: none"> <li>• Changed bit name “Transfer Number Set Bit” in <b>Figure 13.3</b> to “Number of Transfers Setting Bit”</li> </ul>
		196	<ul style="list-style-type: none"> <li>• Modified descriptions in <b>Figure 13.5</b></li> </ul>
		—	<b>Chapter 14. Programmable I/O Port</b>
		—	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> </ul>
		—	<b>Chapter 15. Timers</b>
		202	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> </ul>
		205	<ul style="list-style-type: none"> <li>• Modified description for one-shot timer mode in <b>15.1</b></li> <li>• Deleted “Counting” from UDF register name and bit names of bits TA4UD to TA0UD in <b>Figure 15.7</b></li> </ul>
		207	<ul style="list-style-type: none"> <li>• Corrected typos “b2 b3”, “b4 b5”, and “b6 b7” in <b>Figure 15.9</b> to “b3 b2”, “b5 b4”, and “b7 b6”, respectively</li> </ul>
		213	<ul style="list-style-type: none"> <li>• Changed MR2 bit name “Increment/Decrement Count Switching Source Select Bit” in <b>Figure 15.12</b> to “Increment/Decrement Switching Source Select Bit”; Corrected bit symbols “TAiTGH and TAiTGL” in Note 5 to “TAjTGH and TAjTGL”</li> </ul>
		214	<ul style="list-style-type: none"> <li>• Corrected pin name “INT2” in <b>Figures 15.13 and 15.14</b> to “<math>\overline{\text{INT2}}</math>”</li> </ul>
		218	<ul style="list-style-type: none"> <li>• Corrected a typo “TAiS” in Function of MR2 bit in <b>Figure 15.16</b> to “TAiOS”</li> </ul>
		233	<ul style="list-style-type: none"> <li>• Modified description in <b>15.3.3.1</b></li> <li>• Modified “TBj” in the eighth bullet point of <b>15.3.3.2</b> to “timer Bj”</li> </ul>
		—	<b>Chapter 16. Three-phase Motor Control Timers</b>
		237	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Corrected “Bits INV00 to INV02 and INV06” in Note 1 of <b>Figure 16.3</b> to “this register”</li> </ul>
		244	<ul style="list-style-type: none"> <li>• Deleted “The sum of setting values for registers TAI and TAI1 should be identical to the setting value of the TB2 register in this mode.” from <b>16.3</b>; Added “TA4M” to line 9</li> </ul>
		249	<ul style="list-style-type: none"> <li>• Corrected bit symbol “INV06” to “INV16” in Note 3 of <b>Figure 16.16</b></li> </ul>
		250	<ul style="list-style-type: none"> <li>• Corrected register symbol “INV1” in Note 2 of <b>Figure 16.18</b> to “INVC1”</li> </ul>

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
		—	<b>Chapter 17. Serial Interface</b>
		258, 259	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Modified description “restart condition” to “repeated START condition”</li> </ul>
		260	<ul style="list-style-type: none"> <li>• Changed bit name “CTS Disable Bit” in <b>Figures 17.5 and 17.6</b> to “CTS Function Disable Bit”</li> </ul>
		262	<ul style="list-style-type: none"> <li>• Changed “UiTB register” in Function of the UiIRS bit in <b>Figure 17.7</b> to “Transmit buffer”; Modified bit name “Logical Inversion Select Bit” to “Logic Inversion Select Bit”</li> </ul>
		262	<ul style="list-style-type: none"> <li>• Modified bit name “Clock Synchronous Bit” in <b>Figure 17.11</b> to “Clock Synchronization Bit”</li> </ul>
		263	<ul style="list-style-type: none"> <li>• Modified “UiBRG count source” in Function of DL2 to DL0 in <b>Figure 17.12</b> to “baud rate generator count source”</li> </ul>
		270	<ul style="list-style-type: none"> <li>• Corrected expression “TXEPT flag” and bit symbol “UiRS” in <b>Figure 17.18</b> to “TXEPT bit” and “UiIRS”, respectively</li> </ul>
		278, 279	<ul style="list-style-type: none"> <li>• Corrected explanation for the UiIRS bit in <b>Figures 17.23 and 17.24</b></li> </ul>
		287	<ul style="list-style-type: none"> <li>• Divided <b>Table 17.11</b> into Tables 17.11 and 17.12</li> </ul>
		—	<b>Chapter 18. A/D Converter</b>
		310	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Corrected “DMA” in Note 4 of <b>Figure 18.8</b> to “DMAC”</li> </ul>
		312, 314, 315	<ul style="list-style-type: none"> <li>• Modified “DMA” in the first bullet point in “Reading A/D converted result” of <b>Tables 18.3, 18.5, and 18.6</b> to “DMAC”</li> </ul>
		315	<ul style="list-style-type: none"> <li>• Modified description of the number of prioritized pins in line 1 of <b>18.1.5</b> and Function in <b>Table 18.6</b></li> </ul>
		—	<b>Chapter 19. D/A Converter</b>
		—	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> </ul>
		—	<b>Chapter 20. CRC Calculator</b>
		327	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Modified <b>Figure 20.1</b></li> </ul>
		—	<b>Chapter 21. X-Y Conversion</b>
		—	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> </ul>
		—	<b>Chapter 22. Intelligent I/O</b>
		339	<ul style="list-style-type: none"> <li>• Modified wording and enhanced description in this chapter</li> <li>• Modified Note 2 in <b>Figure 22.5</b></li> </ul>
		341	<ul style="list-style-type: none"> <li>• Changed bit name of bits UD1 and UD0 “Increment/Decrement Counting Control Bit” in <b>Figure 22.7</b> to “Increment/Decrement Control Bit”</li> </ul>
		342	<ul style="list-style-type: none"> <li>• Deleted Note 3 from <b>Figure 22.8</b></li> </ul>
		349	<ul style="list-style-type: none"> <li>• Added “(INT0 or INT1)” to the second bullet point for “Reset conditions” in <b>Table 22.2</b>; Changed description of the timer counter to start decrementing in the first bullet point of “Other functions”</li> </ul>
		357	<ul style="list-style-type: none"> <li>• Moved “(k = 4, 5)” in <b>Figure 22.23</b> to its figure title</li> </ul>
		360, 362, 365	<ul style="list-style-type: none"> <li>• Modified “Input to the IIOi_j pin” in <b>Figures 22.24 to 22.26</b> to “IIOi_j pin”</li> </ul>
		363	<ul style="list-style-type: none"> <li>• Divided <b>Table 22.9</b> into <b>Tables 22.9 and 22.10</b></li> </ul>

Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
			<b>Chapter 23. Serial Bus Interface</b>
		—	• Modified wording and enhanced description in this chapter
		376	• Corrected “b6 b5 b4” in Function of bits CKS2 to CKS0 in <b>Figure 23.3</b> to “b2 b1 b0”
		383	• Corrected description “write to this register in 16-bit units” in <b>Figure 23.11</b> to “read this register in 16-bit units”
		384	• Added description “with bits CKS2 to CKS0” to the first paragraph of (1) in <b>23.1.1</b>
		398	• Corrected bit symbol “MSL” in line 14 of <b>23.1.7</b> to “MLS”
			<b>Chapter 24. LIN</b>
		—	• Modified wording and enhanced description in this chapter
			<b>Chapter 25. CAN Module</b>
		—	• Modified wording and enhanced description in this chapter
		446	• Modified RBOC bit name in <b>Figure 25.2</b> to “Forced Recovery From Bus-off Bit”; Modified its function description
		453	• Modified descriptions in <b>25.1.4.1</b> and <b>25.1.4.2</b>
		463	• Modified description “fCAN (CAN system clock)” in <b>25.1.9.5</b> to “peripheral bus clock”
		466	• Modified description “fCAN” in <b>25.1.10.3</b> to “peripheral bus clock”
		472	• Changed description of b7 in <b>Figure 25.17</b> to “No register bit; the read value is 0”
		476	• Changed description of b6-b5 in <b>Figure 25.19</b> to “No register bits; the read value is 0”
		484	• Modified description in <b>25.1.20.8</b>
		493	• Added Note 3 to <b>Figure 25.34</b>
		495	• Corrected description “the completion of the first transmission” in Note 1 of <b>Table 25.9</b> to “the completion of the first message transmission”; Added descriptions to Note 2, Note 3, and Note 4
		496	• Modified description “After MCU hardware reset or software reset” in the first paragraph of <b>25.2.3</b> to “After a MCU reset”
		499	• Corrected q value in <b>Figure 25.36</b> to “q = 2, 3, 4”
		505	• Moved “(j = 0 to 31)” and “(k = 0 to 7)” in <b>Figure 25.42</b> to its figure title
		507- 509	• Moved “(j = 0 to 31)” in <b>Figures 25.43 to 25.45</b> to their figure titles
			<b>Chapter 26. I/O Pins</b>
		—	• Modified wording and enhanced description in this chapter
		511	• Deleted ASEL from factors that disable a pull-up resistor in <b>26. I/O Pins</b> and <b>Figure 26.1</b>
		515	• Modified descriptions in the third paragraph below <b>Figure 26.1</b>
		517	• Changed “IIO0 output” and “IIO1 output” in <b>Figure 26.4</b> to “IIO0_i output” and “IIO1_i output”, respectively
		518	• Corrected description “PD3_i register” in line 4 below <b>Figure 26.6</b> to “PD3_i bit”
		519	• Changed “IIO1 output” in <b>Figure 26.7</b> to and “IIO1_i output”
		519	• Changed “IIO0 output” in <b>Figure 26.8</b> to and “IIO0_i output”



Revision History	R32C/152 Group User's Manual: Hardware
------------------	--

Rev.	Date	Description	
		Page	Summary
		—	<b>Chapter 27. Flash Memory</b>
		559	• Modified wording and enhanced description in this chapter
		565	• Modified description in Note 2 of <b>Table 27.12</b>
		573	• Modified description in the second paragraph of <b>27.3.4.7</b>
			• Modified description in <b>27.6.7</b>
			• Modified description in the first bullet point of <b>27.6.8</b>
		—	<b>Chapter 28. E<sup>2</sup>PROM Emulation Data Flash</b>
			• Modified wording and enhanced description in this chapter
		—	<b>Chapter 29. Electrical Characteristics</b>
		590, 591	• Modified wording and enhanced description in this chapter
			• Changed expression “Programming and erasure endurance of flash memory” in <b>Tables 29.8 and 29.9</b> to “Program/erase cycles”; Changed its unit “times” to “Cycles”
		597, 608	• Modified description “Drive power” in <b>Tables 29.18 and 29.38</b> to “Drive strength”
		—	<b>Chapter 30. Usage Notes</b>
		621, 622	• Modified wording and enhanced description in this chapter
		622	• Changed the order of <b>Tables 30.1 and 30.2</b>
		628	• Deleted “counting” from UDF register name in <b>Table 30.2</b>
			• Modified description in <b>30.6.3.1</b>
			• Modified “TBj” in the eighth bullet point of <b>30.6.3.2</b> to “timer Bj”
		630	• Modified description “restart condition” in <b>30.8.3</b> to “repeated START condition”
		636	• Modified description in <b>30.11.7</b>
			• Modified description in the first bullet point of <b>30.11.8</b>

---

R32C/152 Group User's Manual: Hardware

Publication Date: Rev.1.01 Sep 30, 2009  
Rev.1.20 Sep 10, 2013

Published by: Renesas Electronics Corporation

---



Renesas Electronics Corporation

<http://www.renesas.com>

**SALES OFFICES**

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-651-700, Fax: +44-1628-651-804

**Renesas Electronics Europe GmbH**

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-65030, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

**Renesas Electronics Hong Kong Limited**

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**

13F, No. 363, Fu Shing North Road, Taipei, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

**Renesas Electronics Malaysia Sdn.Bhd.**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**

11F., Samik Lavied or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141

R32C/152 Group



Renesas Electronics Corporation

R01UH0220EJ0120  
(Previous Number: REJ09B0504-0110)