# SINGLE-ENDED ANALOG-INPUT 16-BIT STEREO ANALOG-TO-DIGITAL CONVERTER

## **FEATURES**

- Dual 16-Bit Monolithic ΔΣ ADC
- Single-Ended Voltage Input
- Antialiasing Filter Included
- 64× Oversampling Decimation Filter: Pass-Band Ripple: ±0.05 dB Stop-Band Attenuation: -65 dB

**Burr-Brown Products** 

from Texas Instruments


- Analog Performance: THD+N: -88 dB (typical) SNR: 93 dB (typical) Dynamic Range: 93 dB (typical) Internal High-Pass Filter
- PCM Audio Interface: Left-Justified, I<sup>2</sup>S
- Sampling Rate: 4 kHz to 48 kHz
- System Clock: 256 f<sub>s</sub>, 384 f<sub>s</sub>, or 512 f<sub>s</sub>
- Single 5-V Power Supply
- Small SO-14 Package

## APPLICATIONS

- DVD Recorders
- DVD Receivers
- AV Amplifier Receivers
- Electric Musical Instruments

## DESCRIPTION

The PCM1801 is a low-cost, single-chip stereo analog-to-digital converter (ADC) with single-ended analog voltage inputs. The PCM1801 uses a delta-sigma modulator with 64 times oversampling, a digital decimation filter, and a serial interface that supports slave mode operation and two data formats. The PCM1801 is suitable for a wide variety of cost-sensitive consumer applications where good performance is required.



B0004-0

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. System Two, Audio Precision are trademarks of Audio Precision, Inc.

All other trademarks are the property of their respective owners.





# PCM1801



#### SBAS131C-OCTOBER 2000-REVISED JULY 2007



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **PACKAGE/ORDERING INFORMATION**

PRODUCT	PACKAGE TYPE	PACKAGE CODE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA	QUANTITY
PCM1801U	14-pin SOIC	D	PCM1801U	PCM1801U	Rails	56
FCIVITOUTO	14-pin 30iC	D	FCIVITOUTU	PCM1801U/2K	Tape and reel	2000

## **ABSOLUTE MAXIMUM RATINGS**

–0.3 V to 6.5 V
±0.1 V
±0.1 V
–0.3 V to (V <sub>DD</sub> + 0.3 V), < 6.5 V
-0.3 V to (V <sub>CC</sub> + 0.3 V), < 6.5 V
±10 mA
300 mW
–25°C to 85°C
–55°C to 125°C
260°C, 5 s
235°C

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range


		MIN	NOM	MAX	UNIT
Analog supply voltage, $V_{CC}$		4.5	5	5.5	V
Digital supply voltage, V <sub>DD</sub>	4.5	5	5.5	V	
Analog input voltage, full-scale (-0		2.828		Vp-р	
Digital input logic family		TTL			
	System clock	8.192		24.576	MHz
Digital input clock frequency	Sampling clock	32		48	kHz
Digital output load capacitance		10		pF	
Operating free-air temperature, $T_A$				85	°C

# PCM1801

## **PIN CONFIGURATION**

Texas INSTRUMENTS www.ti.com

Ľ.



## **Table 1. PIN ASSIGNMENTS**

NAME	PIN	I/O	DESCRIPTION
AGND	12	-	Analog ground
BCK	6	I	Bit clock input
BYPAS	9	I	HPF bypass control <sup>(1)</sup> L: HPF enabled
			H: HPF disabled
DGND	3	-	Digital ground
DOUT	8	0	Audio data output
FMT	10	I	Audio data format <sup>(1)</sup> L: MSB-first, left-justified
			H: MSB-first, I <sup>2</sup> S
LRCK	7	I	Sampling clock input
SCKI	5	I	System clock input; 256 f <sub>S</sub> , 384 f <sub>S</sub> , or 512 f <sub>S</sub>
V <sub>CC</sub>	11	-	Analog power supply
V <sub>DD</sub>	4	-	Digital power supply
V <sub>IN</sub> L	1	I	Analog input, Lch
V <sub>IN</sub> R	2	I	Analog input, Rch
V <sub>REF</sub> 1	14	-	Reference 1 decoupling capacitor
V <sub>REF</sub> 2	13	_	Reference 2 decoupling capacitor

(1) With 100-k $\Omega$  typical pulldown resistor

## **ELECTRICAL CHARACTERISTICS**

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{DD} = V_{CC} = 5$  V,  $f_S = 44.1$  kHz, 16-bit data, and SYSCLK = 384  $f_S$ , unless otherwise noted.

	PARAMETER	TEST CONDITIONS		PCM1801U			
	PARAMETER	TEST CONDITIONS	MIN TYP		MAX	UNITS	
RESOL	UTION			16		Bits	
DIGITA	L INPUT/OUTPUT						
V <sub>IH</sub> <sup>(1)</sup>	Input logic level		2			- VDC	
$V_{IL}^{(1)}$					0.8	VDC	
I <sub>IN</sub> <sup>(2)</sup>	logut logio gurrent				±10		
I <sub>IN</sub> <sup>(3)</sup>	Input logic current				100	- μΑ	
V <sub>OH</sub> <sup>(4)</sup>		I <sub>OH</sub> = -1.6 mA	4.5			- VDC	
V <sub>OL</sub> <sup>(4)</sup>	Output logic level	I <sub>OL</sub> = 3.2 mA			0.5	VDC	
f <sub>S</sub>	Sampling frequency		4	44.1	48	kHz	
		256 f <sub>S</sub>	1.024	11.2896	12.288		
	System clock frequency	384 f <sub>S</sub>	1.536	16.9344	18.432	MHz	
		512 f <sub>S</sub>	2.048	22.5792	24.576	_	
DC AC	CURACY						
	Gain mismatch, channel-to-channel			±1	±2.5	% of FSR	
	Gain error			±2	±5	% of FSR	
	Gain drift			±20		ppm of FSR/°	
	Bipolar zero error	High-pass filter bypassed		±2		% of FSR	
	Bipolar zero drift	High-pass filter bypassed		±20		ppm of FSR/°	
DYNAN	MIC PERFORMANCE <sup>(5)</sup>	11					
		FS (-0.5 dB)		-88	-80		
	THD+N	-60 dB		-90		dB	
	Dynamic range	A-weighted	90	93		dB	
	Signal-to-noise ratio	A-weighted	90	93		dB	
	Channel separation		87	90		dB	
ANALC	DG INPUT				I	4	
	Input range	FS (V <sub>IN</sub> = 0 dB)		2.828		Vp-р	
	Center voltage			2.1		V	
	Input impedance			30		kΩ	
	Antialiasing filter frequency response	–3 dB		150		kHz	
DIGITA	L FILTER PERFORMANCE			1	I		
	Pass band				0.454 f <sub>S</sub>	Hz	
	Stop band		0.583 f <sub>S</sub>			Hz	
	Pass-band ripple				±0.05	dB	
	Stop-band attenuation		-65			dB	
	Delay time (latency)			17.4/f <sub>S</sub>		S	
	High-pass frequency response	-3 dB		0.019 f <sub>S</sub>		mHz	

Pins 5, 6, 7, 9, and 10 (SCKI, BCK, LRCK, BYPAS, and FMT)
Pins 5, 6, 7 (SCKI, BCK, LRCK) Schmitt-trigger input

(3) Pins 9, 10 (BYPAS, FMT) Schmitt-trigger input with 100-k $\Omega$  typical pulldown resistor (4) Pin 8 (DOUT)


(5) f<sub>IN</sub> = 1 kHz, using the System Two<sup>™</sup> audio measurement system by Audio Precision<sup>™</sup> in rms mode with 20-kHz LPF and 400-Hz HPF in the performance calculation.

## ELECTRICAL CHARACTERISTICS (continued)

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{DD} = V_{CC} = 5 V$ ,  $f_S = 44.1 \text{ kHz}$ , 16-bit data, and SYSCLK = 384  $f_S$ , unless otherwise noted.

	DADAMETED	TEST CONDITIONS		PCM1801U		
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
POWER SUPPLY REQUIREMENTS						
$V_{CC}$	Voltage reage		4.5	5	5.5	VDC
$V_{DD}$	Voltage range		4.5	5	5.5	VDC
	Supply current <sup>(6)</sup>	$V_{CC} = V_{DD} = 5 V$		18	24	mA
	Power dissipation	$V_{CC} = V_{DD} = 5 V$		90	120	mW
TEMP	ERATURE RANGE					
T <sub>A</sub>	Operation		-25		85	°C
T <sub>stg</sub>	Storage		-55		125	°C
$\theta_{JA}$	Thermal resistance			100		°C/W


(6) No load on DOUT (pin 8)



#### **BLOCK DIAGRAM**

B0004-02






#### **TYPICAL PERFORMANCE CURVES**

S0011-02

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{DD} = V_{CC} = 5$  V,  $f_S = 44.1$  kHz, and SYSCLK = 384  $f_S$ , unless otherwise noted

## ANALOG DYNAMIC PERFORMANCE






TEXAS TRUMENTS www.ti.com

SBAS131C-OCTOBER 2000-REVISED JULY 2007

## **TYPICAL PERFORMANCE CURVES (continued)**


All specifications at  $T_A = 25^{\circ}C$ ,  $V_{DD} = V_{CC} = 5$  V,  $f_S = 44.1$  kHz, and SYSCLK = 384  $f_S$ , unless otherwise noted



## **TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{DD} = V_{CC} = 5$  V,  $f_S = 44.1$  kHz, and SYSCLK = 384  $f_S$ , unless otherwise noted


## SUPPLY CURRENT



## **TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{DD} = V_{CC} = 5$  V,  $f_S = 44.1$  kHz, and SYSCLK = 384  $f_S$ , unless otherwise noted


## **OUTPUT SPECTRUM**



## **TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{DD} = V_{CC} = 5$  V,  $f_S = 44.1$  kHz, and SYSCLK = 384  $f_S$ , unless otherwise noted


## **DECIMATION FILTER**




## **TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{DD} = V_{CC} = 5$  V,  $f_S = 44.1$  kHz, and SYSCLK = 384  $f_S$ , unless otherwise noted

## **HIGH-PASS FILTER**



## ANTIALIASING FILTER





## THEORY OF OPERATION

The PCM1801 consists of a band-gap reference, two channels of a single-to-differential converter, a fully differential 5th-order delta-sigma modulator, a decimation filter (including digital high-pass), and a serial interface circuit. The block diagram illustrates the total architecture of the PCM1801, and the analog front-end diagram illustrates the architecture of the single-to-differential converter and the antialiasing filter. Figure 22 illustrates the architecture of the 5th-order delta-sigma modulator and transfer functions.

An internal high-precision reference with two external capacitors provides all reference voltages which are required by the converter, and defines the full-scale voltage range of both channels. The internal single-ended to differential voltage converter saves the design, space, and extra parts needed for external circuitry required by many delta-sigma converters. The internal full-differential architecture provides a wide dynamic range and excellent power-supply rejection performance.

The input signal is sampled at a 64× oversampling rate, eliminating the need for a sample-and-hold circuit and simplifying antialias filtering requirements. The 5th-order delta-sigma noise shaper consists of five integrators which use a switched-capacitor topology, a comparator, and a feedback loop consisting of a 1-bit digital-to-analog converter (DAC). The delta-sigma modulator shapes the quantization noise, shifting it out of the audio band in the frequency domain. The high order of the modulator enables it to randomize the modulator outputs, reducing idle tone levels.

The 64- $f_S$ , 1-bit stream from the modulator is converted to 1- $f_S$ , 16-bit digital data by the decimation filter, which also acts as a low-pass filter to remove the shaped quantization noise. The dc components are removed by a digital high-pass filter, and the filtered output is converted to time-multiplexed serial signals through a serial interface which provides flexible serial formats.




Figure 22. Simplified Diagram of the PCM1801 5th-Order Delta-Sigma Modulator

## SYSTEM CLOCK

The system clock for the PCM1801 must be either 256  $f_s$ , 384  $f_s$ , or 512  $f_s$ , where  $f_s$  is the audio sampling frequency. The system clock must be supplied on SCKI (pin 5).

The PCM1801 also has a system clock detection circuit that automatically senses if the system clock is operating at 256  $f_S$ , 384  $f_S$ , or 512  $f_S$ .

When a  $384-f_S$  or  $512-f_S$  system clock is used, the PCM1801 automatically divides the clock down to 256  $f_S$  internally. This 256- $f_S$  clock is used to operate the digital filter and the modulator. Table 2 lists the relationship of typical sampling frequencies and system clock frequencies. Figure 23 illustrates the system clock timing.


SAMPLING RATE FREQUENCY	SY	SYSTEM CLOCK FREQUENCY					
(kHz)	256 f <sub>s</sub>	384 f <sub>s</sub>	512 f <sub>s</sub>				
32	8.1920	12.2880	16.3840				
44.1	11.2896	16.9344	22.5792				
48	12.2880	18.4320	24.5760				
		LKIL	2 V				
			2 V 2 V 0.8 V T0005-04				
			0.8 V				

Table 2. System Clock Frequencies

Figure 23. System Clock Timing

## **POWER-ON RESET**

The PCM1801 has an internal power-on reset circuit, which initializes (resets) when the supply voltage  $(V_{CC}/V_{DD})$  exceeds 4 V (typical). Because the system clock is used as the clock signal for the reset circuit, the system clock must be supplied as soon as power is applied; more specifically, the device must receive at least three system clock cycles before  $V_{DD} > 4$  V. While  $V_{CC}/V_{DD} < 4$  V (typical) and for 1024 system clock cycles after  $V_{CC}/V_{DD} > 4$  V, the PCM1801 stays in the reset state and the digital output is forced to zero. The digital output is valid 18,436 f<sub>S</sub> periods after release from the reset state. Figure 24 illustrates the internal power-on reset timing and the digital output for power-on reset.



T0014-02

(1) The transient response (exponentially attenuated signal from  $\pm 0.2\%$  dc of FSR with a 200-ms time constant) appears initially.

#### Figure 24. Internal Power-On Reset Timing



#### SERIAL AUDIO DATA INTERFACE

The PCM1801 interfaces the audio system through BCK (pin 6), LRCK (pin 7), and DOUT (pin 8).

The PCM1801 accepts 64-BCK/LRCK, 48-BCK/LRCK (only for a 384-f<sub>s</sub> system clock) or 32-BCK/LRCK format for the left-justified format. And the PCM1801 accepts the 64-BCK/LRCK or 48-BCK/LRCK format (only for a 384-f<sub>s</sub> system clock) for  $I^2S$  format.


### DATA FORMAT

The PCM1801 supports two audio data formats in slave mode, which are selected by the FMT control input (pin 10) as shown in Table 3. Figure 25 illustrates the data format. If the application system cannot ensure an effective system clock prior to power up of the PCM1801, the FMT pin must be held LOW until the power-on reset sequence is completed. In this case, if the  $I^2S$  format (FMT = HIGH) is required in the application, FMT can be set HIGH after the power-on reset sequence is completed.


FMT	DATA FORMAT
0 (L)	16-bit, left-justified
1 (H)	16-bit, I <sup>2</sup> S

Table 3. Data Format

#### FMT = L



#### FMT = H




T0016-03

Figure 25. Audio Data Format

## INTERFACE TIMING

Figure 26 illustrates the interface timing.




DESCRIPTION	SYMBOL	MIN	TYP	MAX	UNITS
BCK period	t <sub>(BCKP)</sub>	300			ns
BCK pulse duration, HIGH	t <sub>(BCKH)</sub>	120			ns
BCK pulse duration, LOW	t <sub>(BCKL)</sub>	120			ns
LRCK setup time to BCK rising edge	t <sub>(LRSU)</sub>	80			ns
LRCK hold time to BCK rising edge	t <sub>(LRHD)</sub>	40			ns
LRCK period	t <sub>(LRCP)</sub>	20			μs
Delay time, BCK falling edge to DOUT valid	t <sub>(CKDO)</sub>	-20		40	ns
Delay time, LRCK edge to DOUT valid	t <sub>(LRDO)</sub>	-20		40	ns
Rising time of all signals	t <sub>(RISE)</sub>			20	ns
Falling time of all signals	t <sub>(FALL)</sub>			20	ns

NOTE: Timing measurement reference level is (V<sub>IH</sub> + V<sub>IL</sub>)/2. Rising and falling time is measured from 10% to 90% of the I/O signal swing. Load capacitance of the DOUT signal is 20 pF.

#### Figure 26. Audio Data Interface Timing

## SYNCHRONIZATION WITH DIGITAL AUDIO SYSTEM

The PCM1801 operates with LRCK synchronized to the system clock (SCKI). The PCM1801 does not require a specific phase relationship between LRCK and SCKI, but does require the synchronization of LRCK and SCKI. If the relationship between LRCK and SCKI changes more than 6 bit clocks (BCK) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within 1/f<sub>S</sub> and the digital output is forced to BPZ until resynchronization does not occur and the previously described digital output control and discontinuity do not occur. Figure 27 illustrates the ADC digital output for lost synchronization and resynchronization. During undefined data, some noise may be generated in the audio signal. Also, the transition of normal to undefined data and undefined or zero data to normal makes a discontinuity of data on the digital output and may generate some noise in the audio signal.



(1) The transient response (exponentially attenuated signal from ±0.2% dc of FSR with 200-ms time constant) appears initially.

#### Figure 27. ADC Digital Output for Loss of Synchronization and Re-Synchronization

#### **HPF Bypass Control**

The built-in function for dc component rejection can be bypassed by BYPAS (pin 9) control (see Table 4). In bypass mode, the dc component of the input analog signal, the internal dc offset, etc., are also converted and output in the digital output data.

#### Table 4. HPF Bypass Control

BYPAS	HIGH-PASS FILTER (HPF) MODE					
Low	Normal (dc cut) mode					
High	Bypass (through) mode					

### **APPLICATION INFORMATION**

#### **BOARD DESIGN AND LAYOUT CONSIDERATIONS**

#### V<sub>CC</sub>, V<sub>DD</sub> PINS

The digital and analog power supply lines to the PCM1801 should be bypassed to the corresponding ground pins with both 0.1- $\mu$ F ceramic and 10- $\mu$ F tantalum capacitors as close to the pins as possible to maximize the dynamic performance of the ADC. Although the PCM1801 has two power lines to maximize the potential of dynamic performance, using one common power supply is recommended to avoid unexpected power supply problems, such as latch-up due to power supply sequencing.

#### AGND, DGND PINS

To maximize the dynamic performance of the PCM1801, the analog and digital grounds are not internally connected. These points should have low impedance to avoid digital noise feedback into the analog ground. They should be connected directly to each other under the PCM1801 package to reduce potential noise problems.

#### V<sub>IN</sub> PINS

A 1.0- $\mu$ F tantalum capacitor is recommended as an ac-coupling capacitor, which establishes a 5.3-Hz cutoff frequency. If a higher full-scale input voltage is required, the input voltage range can be increased by adding a series resistor to the V<sub>IN</sub> pins.

## V<sub>REF</sub> PINS

To ensure low source impedance, 4.7- $\mu$ F tantalum capacitors are recommended from V<sub>REF</sub>1 to AGND and from V<sub>REF</sub>2 to AGND. These capacitors should be located as close as possible to the V<sub>REF</sub>1 and V<sub>REF</sub>2 pins to reduce dynamic errors on the ADC references.

## **APPLICATION INFORMATION (continued)**

#### DOUT PIN

The DOUT pin has a large load-drive capability, but locating a buffer near the PCM1801 and minimizing load capacitance is recommended in order to minimize the digital-analog crosstalk and maximize the dynamic performance of the ADC.

#### FMT PIN


In general, the FMT pin is used for audio data format selection by tying up DGND or  $V_{DD}$  in accordance with interface requirements. If the application system cannot ensure an effective system clock prior to power up of the PCM1801 when I<sup>2</sup>S format is required, then the FMT pin must be set HIGH after the power-on reset sequence. This input control can be accomplished easily by connecting a C-R delay circuit with a delay time greater than 1 ms to the FMT pin.

#### SYSTEM CLOCK

The quality of the system clock can influence dynamic performance in the PCM1801. The duty cycle, jitter, and threshold voltage at the system clock input pin must be carefully managed. When power is supplied to the part, the system clock, bit clock (BCK), and word clock (LRCK) should also be supplied simultaneously. Failure to supply the audio clocks results in a power dissipation increase of up to three times normal dissipation and may degrade long-term reliability if the maximum power dissipation limit is exceeded.

## TYPICAL CIRCUIT CONNECTION DIAGRAM

Figure 28 is a typical connection diagram illustrating a circuit for which the input HPF cutoff frequency is about 5 Hz.



- (1) C1 and C2: A 1- $\mu$ F capacitor gives a 5.3-Hz ( $\tau = 1 \mu$ F \* 30 k $\Omega$ ) cutoff frequency for the input HPF in normal operation and requires a power-on setting time of 30 ms at power up.
- (2) C3 and C4: Bypass capacitors, 0.1-µF ceramic and 10-µF tantalum or aluminum electrolytic, depending on layout and power supply
- (3) C5 and C6: 4.7-µF tantalum or aluminum electrolytic capacitors

#### Figure 28. Typical Circuit Connection



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,					.,	(6)	.,			
PCM1801U	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM1801U	Samples
PCM1801U/2K	ACTIVE	SOIC	D	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM1801U	Samples
PCM1801U/2KG4	ACTIVE	SOIC	D	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		PCM1801U	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM1801U/2K	SOIC	D	14	2000	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

9-Aug-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM1801U/2K	SOIC	D	14	2000	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
PCM1801U	D	SOIC	14	50	506.6	8	3940	4.32

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated